This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

| BLACK BORDERS
| IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
| FADED TEXT OR DRAWING
| BLURRED OR ILLEGIBLE TEXT OR DRAWING
| SKEWED/SLANTED IMAGES
| COLOR OR BLACK AND WHITE PHOTOGRAPHS
| GRAY SCALE DOCUMENTS
| LINES OR MARKS ON ORIGINAL DOCUMENT
| REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
| OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2000-224492

102(9)

(43)Date of publication of application: 11.08.2000

102 (8)

2 (51)Int.CI.

H04N 5/335

H01L 27/146

3

1

1.

(21) Application number: 11-021311

(71)Applicant: TOSHIBA AVE CO LTD

TOSHIBA CORP

(22)Date of filing:

29.01.1999

(72)Inventor:

EGAWA YOSHITAKA

ENDO YUKIO OSAWA SHINJI TANAKA YORIKO ARAKAWA TAKESHI TOMIZAWA YOSHIYUKI

HOSHINO MAKOTO

4

(54) SOLID-STATE IMAGE PICKUP DEVICE

(57) Abstract:

PROBLEM TO BE SOLVED: To provide a solid-state image pickup device capable of preventing the fluctuation of the loads of a vertical shift register for read and the vertical shift register for an electronic shutter in the case of performing an electronic shutter operation and preventing the generation of image noise such as horizontal stripes on the display screen of output signals.

SOLUTION: This device is provided with an image pickup area where a unit cell provided with a photodiode PD to be a pixel is two-dimensionally arranged, plural read lines 4 for driving the read transistor Td of each pixel row, plural vertical selection lines 6 for driving the vertical selection transistor Ta of each of the pixel rows, a vertical driving circuit 24 for selectively driving the plural read lines 4 and selectively driving the plural vertical selection lines 6, plural vertical signal lines VLIN for outputting signals from each unit cell of the successively driven pixel rows and row selection circuits 2, 21 and 22 for controlling the vertical driving circuit so as to successively drive the read transistor Td of each pixel two times at a desired signal storage timing and a signal read timing and to drive the vertical selection transistor Ta of the pixel row at the signal read timing.

5 6

LEGAL STATUS

[Date of request for examination]

22.01.2003

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

CLAIMS

[Claim(s)]

[Claim 1] A photo-electric-conversion means to carry out photo electric conversion of the incident light to a pixel, and to accumulate a charge, the read-out means which reads the accumulated charge to a detecting element, It comes to arrange the unit cell which has the perpendicular selection means to which a signal is made to output from the resetting means and said magnification means for resetting the charge of a magnification means to amplify the read charge, and said detecting element on a semi-conductor substrate two-

1 dimensional. The image pick-up field which has a pixel line for two or more signal read-2 out, and at least two dummy pixel lines, Two or more read lines for transmitting the read-3 out driving signal for driving each read-out means of the unit cell of a pixel line which is 4 horizontally prepared corresponding to each pixel line in said image pick-up field, and 5 corresponds, respectively, Two or more perpendicular selection lines for transmitting the 6 line selection driving signal for driving each perpendicular selection means of the unit 7 cell of a pixel line which is horizontally prepared corresponding to each pixel line in said 8 image pick-up field, and corresponds, respectively, said -- more than one are read to the 9 read line of a book, a driving signal is supplied alternatively, and said read-out means is 10 driven -- both with the vertical-drive means for [said] supplying alternatively two or 11 more line selection driving signals to the perpendicular selection line of a book, and 12 driving said perpendicular selection means A line selection means to control said vertical-13 drive means to make the read-out means of each pixel line in said image pick-up field 14 drive twice one by one to desired signal are recording timing and signal read-out timing. 15 It is prepared corresponding to each pixel train in said image pick-up field, and two or 16 more perpendicular signal lines for transmitting perpendicularly the signal outputted, 17 respectively from each unit cell of the pixel line by which the sequential drive was 18 carried out with said vertical-drive means are provided. After said line selection means 19 controls signal read-out from the unit cell of the pixel line for said two or more signal 20 read-out by said vertical-drive means. A selection control is carried out so that the 1st 21 dummy pixel line of said two dummy pixel lines may be made to drive. The solid state 22 camera characterized by carrying out a selection control so that the 2nd dummy pixel line 23 of said said two dummy pixel lines may be made to drive after controlling the signal are 24 recording in the unit cell of the pixel line for said two or more signal read-out by said 25 vertical-drive means. 26 [Claim 2] In a solid state camera according to claim 1 said line selection means The shift 27 register for the electronic shutters for controlling the initiation period of the signal are 28 recording in said unit cell, It has a shift register for read-out for controlling the initiation 29 period of signal read-out from said unit cell. Said 1st dummy pixel line It is the solid state 30 camera which a selection control is carried out with the shift register for said read-out, 31 and is characterized by carrying out the selection control of said 2nd dummy pixel line 32 with the shift register for said electronic shutters. [Claim 3] A photo-electric-conversion means to carry out photo electric conversion of the 33 34 incident light to a pixel, and to accumulate a charge, the read-out means which reads the 35 accumulated charge to a detecting element, It comes to arrange the unit cell which has the 36 perpendicular selection means to which a signal is made to output from the resetting 37 means and said magnification means for resetting the charge of a magnification means to 38 amplify the read charge, and said detecting element on a semi-conductor substrate two-39 dimensional. Corresponding to each pixel line in the image pick-up field which has two 40 or more pixel lines, and said image pick-up field, it is prepared horizontally. Two or more 41 read lines for transmitting the read-out driving signal for driving each read-out means of 42 the unit cell of a pixel line which corresponds, respectively. Two or more perpendicular 43 selection lines for transmitting the line selection driving signal for driving each 44 perpendicular selection means of the unit cell of a pixel line which is horizontally 45 prepared corresponding to each pixel line in said image pick-up field, and corresponds,

respectively, said -- more than one are read to the read line of a book, a driving signal is

1 supplied alternatively, and said read-out means is driven -- both with the vertical-drive 2 means for [said] supplying alternatively two or more line selection driving signals to the perpendicular selection line of a book, and driving said perpendicular selection means A 3 4 line selection means to control said vertical-drive means to make the read-out means of 5 each pixel line in said image pick-up field drive twice one by one to desired signal are 6 recording timing and signal read-out timing, It is prepared corresponding to each pixel 7 train in said image pick-up field, and two or more perpendicular signal lines for 8 transmitting perpendicularly the signal outputted, respectively from each unit cell of the 9 pixel line by which the sequential drive was carried out with said vertical-drive means are 10 provided. 1st means by which said line selection means makes the read-out means of 11 each of said pixel line drive to said signal read-out timing with said vertical-drive means, The solid state camera characterized by providing 2nd at least two means to make the 12 13 read-out means of each of said pixel line drive to said signal are recording timing with 14 said vertical-drive means.

15 [Claim 4] In a solid state camera according to claim 3 said image pick-up field At least 16 three dummy pixel lines other than said two or more pixel lines for signal read-out are 17 provided further. Said line selection means The solid state camera characterized by 18 making one dummy pixel line in said dummy pixel line drive with said 1st means, and 19 making other two dummy pixel lines in said dummy pixel line drive with said 2nd two 20 means.

21 [Claim 5] It is the solid state camera characterized by changing the signal are recording 22 timing within the period of 1 field period in 1 field unit on a solid state camera according to claim 3 or 4 and corresponding to the period of the signal read-out timing of each pixel 23 24 line in said line selection means.

25 [Claim 6] It is the solid state camera characterized by for said 2nd at least two means 26 changing relatively the signal are recording timing to said signal read-out timing mutually 27 in a solid state camera according to claim 5, making said read-out means drive, and 28 switching the control action of said vertical-drive means by said 2nd means by turns for 29 every field.

[Claim 7] In a solid state camera according to claim 5 the 1st means of said line selection means The shift register for read-out for controlling the initiation period of signal readout from said unit cell is provided. The 2nd means of said line selection means The initiation period of the signal are recording in said unit cell in the shift register for the 1st electronic shutter for controlling the initiation period of the signal are recording in said unit cell in the 1st field period and the 1st [said] field period, and the 2nd field period repeated by turns The solid state camera characterized by providing the shift register for

37 the 2nd electronic shutter for controlling.

30

31

32

33

34

35

36

38 [Claim 8] It is the solid state camera characterized by controlling said vertical-drive 39 means to make the same substantially the electrical potential difference of other wiring 40 which adjoins said read line around said photo-electric-conversion means also with the time of said two drives in case said line selection means makes the read-out means of 41 42 each pixel line in said image pick-up field drive twice in claim 1 thru/or the solid state 43 camera of any one publication of seven. 44 [Claim 9] Other wiring which adjoins said read line in a solid state camera according to

45 claim 8 is solid state cameras characterized by being said perpendicular selection line. [Claim 10] When reading stored charge from the optoelectric transducer of the unit cell 46

arranged two-dimensional to the image pick-up field on a semi-conductor substrate. In the solid state camera which performs electronic shutter actuation to which the signal which was made to drive twice one by one to the signal are recording timing and signal read-out timing of a request of wiring which controls this read-out, and was read to said signal read-out timing is made to output The solid state camera characterized by making the same substantially the electrical potential difference of other wiring which adjoins wiring which controls said read-out and exists around said optoelectric transducer to said signal are recording timing and signal read-out timing. [Claim 11] In claim 1 thru/or the solid state camera of any one publication of ten said unit cell One read-out transistor to which the end side was connected to the cathode side of the photodiode which is one piece by which touch-down potential is given to an anode side, and said one photodiode, it read to the gate and the line was connected. One magnification transistor by which the gate was connected to the other end side of said read-out transistor, and the perpendicular signal line was connected to the end side, One perpendicular selection transistor by which the end side was connected to the other end side of said magnification transistor, and the perpendicular selection line was connected to the gate, It connects between one power-source line connected to the other end side of said perpendicular selection transistor, and the gate of said magnification transistor and said power-source line. The solid state camera characterized by providing in the gate one reset transistor to which the reset line was connected, and said one photodiode corresponding to one pixel.

[Claim 12] The solid state camera characterized by to be at the each pixel's read-out time, and to make the same substantially the electrical potential difference of other wiring which adjoins wiring which controls this read-out and exists around said optoelectric transducer in case the unit cell of 2 pixels / 1 unit reads stored charge from the 2-pixel optoelectric transducer in the unit cell of said image pick-up field in the solid state camera which has the image pick-up field which it comes to arrange on a semi-conductor substrate two-dimensional, respectively.

[Claim 13] In claim 1 thru/or the solid state camera of any one publication of 12 said unit cell One one end each is connected to each anode side respectively corresponding to each cathode side of the photodiode which is two pieces to which touch-down potential is given, and said two photodiodes. Two read-out transistors to which two read lines were connected respectively corresponding to each gate, One magnification transistor by which the gate was connected common to each said two other end side of a read-out transistor, and the perpendicular signal line was connected to the end side, One perpendicular selection transistor by which the end side was connected to the other end side of said magnification transistor, and said perpendicular selection line was connected to the gate, It connects between one power-source line connected to the other end side of said perpendicular selection transistor, and the gate of said magnification transistor and said power-source line. The solid state camera characterized by providing in the gate one reset transistor to which the reset line was connected, and said two photodiodes corresponding to two pixels.

DETAILED DESCRIPTION

- 1 [Detailed Description of the Invention]
- 2 [0001]
- 3 [Field of the Invention] This invention relates to a solid state camera, especially is used
- 4 for a video camera, an electronic still camera, etc. about the good transformation child
- 5 shutter control circuit of a solid state camera, and a pixel signal read-out control circuit.
 6 [0002]
- 7 [Description of the Prior Art] <u>Drawing 12</u> shows the equal circuit of the CMOS solid
- 8 state camera (magnification mold CMOS image sensors) of the conventional example 1
- 9 equipped with the readout circuitry which a pixel signal can read for every pixel.
- 10 [0003] In drawing 12, the unit cell of 1 pixel (1 pixel) / 1 unit is arranged in the shape of
- 11 [which is two dimensions] a matrix, and is formed in the cel field (image pick-up field).
- 12 [0004] Each unit cell consists of four transistors Ta, Tb, Tc, and Td and one photodiode
- 13 PD
- 14 [0005] Namely, the photodiode PD with which touch-down potential is given to an anode/
- 15 side The read-out transistor Td by which the end side is connected to the cathode side of
- Photodiode PD (shutter gate transistor), The magnification transistor Tb by which the
- gate is connected to the other end side of the read-out transistor Td The reset transistor Tc
- 18 by which the end side is connected to the gate of the perpendicular selection transistor
- 19 (line selection transistor) Ta and the magnification transistor Tb where the end side is
- 20 connected to the end side of the magnification transistor Tb is provided.
- 21 [0006] And corresponding to each pixel-line, the perpendicular selection which was
- 22 connected common to the gate of each read-out transistor Td of the unit cell of the same
- 23 line line 6 connected with the line 4 common to the gate of each perpendicular selection
- 24 transistor Ta of the unit cell of the same line and the reset line 7 connected common to
- 25 the gate of each reset transistor Tc of the unit cell of the same line are formed in said cel
- 26 field by reading.
- 27 [0007] Moreover, corresponding to each pixel train, the power-source line 9 connected
- common to the other end [of each reset transistor Tc of the unit cell of the same train as
- 29 the perpendicular signal line VLIN connected common to the other end side of each
- magnification transistor Tb of the unit cell of the same train | and other end side of each
- 31 perpendicular selection transistor Ta is formed in said cel field.
- 32 [0008] Furthermore, in the exterior by the side of the end of a cel field, two or more load
- 33 transistors TL connected, respectively between one one end each of said perpendicular
- signal line VLIN and a touch-down node are arranged horizontally.
- 35 [0009] Moreover, in the exterior by the side of the other end of a cel field, two or more
- 36 noise canceller circuits which consisted of two transistors TSH and TCLP and two
- 37 capacitors Cc and Ct are arranged horizontally.
- 38 [0010] And two or more level selection transistors TH connected to each other end side
- 39 of said perpendicular signal line VLIN through each above-mentioned noise canceller
- 40 circuit are arranged horizontally.
- 41 [0011] The level signal line HLIN is connected to each other end of the above-mentioned
- 42 level selection transistor TH in common, and they are a level reset transistor (not shown)
- and the output amplifying circuit AMP in this level signal line HLIN. It connects.
- 44 [0012] In addition, the transistor TSH for sample hold by which, as for said each noise
- 45 canceller circuit, the end side was connected to the other end side of the perpendicular
- 46 signal line VLIN Coupling-capacitor Cc by which the end side was connected to the other

- end side of the transistor TSH for these sample hold, The capacitor Ct for charge storages
- 2 connected between touch-down nodes the other end side of this coupling-capacitor Cc, It
- 3 is constituted by the transistor TCLP for a potential clamp connected to the connection
- 4 node of said capacitors Cc and Ct, and the end side of said level selection transistor TH is
- 5 connected to the connection node of said capacitors Cc and Ct.
- 6 [0013] furthermore, in the exterior of a cel field Two or more perpendicular selection
- 7 lines 6 of a cel field The timing generating circuit 10 which generates various kinds of
- 8 timing signals for supplying the perpendicular shift register 2 for carrying out a selection
- 9 control in scan, and said level selection transistor TH to the level shift register 3 for
- driving in scan, said noise canceller circuit, etc., The bias generating circuit 11 for
- generating predetermined bias potential at the end of the transistor TCLP for the potential
- 12 clamp of said noise canceller circuit etc., Pulse selector 2a for carrying out the selection
- control of the output pulse of the above-mentioned perpendicular shift register 2, and
- driving the perpendicular selection line 6 of each line of a cel field in scan is arranged.
- 15 respectively.
- 16 [0014] <u>Drawing 13</u> is the timing wave form chart showing an example of actuation of the
- solid-state image sensors shown in drawing 12.
- 18 [0015] Next, actuation of the solid-state image sensors of <u>drawing 12</u> is explained,
- referring to drawing 13.
- 20 [0016] The signal charge which photo electric conversion of the incident light of each
- photodiode PD was carried out, and it produced is accumulated into Photodiode PD.
- 22 [0017] In a horizontal blanking interval, in case the signal charge of Photodiode PD is
- read from the unit cell for a certain party, in order to choose each perpendicular signal
- 24 line VLIN, the line selection transistor Ta for a party is first turned ON by turning ON the
- signal (phiADRES pulse) of the perpendicular selection line 6 of the line for selection.
- 26 [0018] The source follower circuit which consists of a magnification transistor Tb to
- which the power-source potential VDD (for example, 3.3V) is supplied through the line
- selection transistor Ta, and a load transistor TL in the unit cell for said party by this is
- 29 operated.
- 30 [0019] Next, in the unit cell for said party, reference voltage is outputted to the
- 31 perpendicular signal line VLIN by turning ON the signal (phiRESET pulse) of the reset
- 32 line 7, and carrying out fixed period reset of the gate voltage of the magnification
- transistor Tb at reference voltage.
- 34 [0020] However, as described above, dispersion exists in the gate potential of the reset
- 35 magnification transistor Tb, and dispersion appears also in the reset potential of the
- perpendicular signal line VLIN by the side of the other end.
- 37 [0021] Then, in order to reset dispersion in the reset potential of each perpendicular
- 38 signal line VLIN The driving signal (phiSH pulse) of the transistor TSH for sample hold
- in a noise canceller circuit is turned ON beforehand (for example, the aforementioned
- 40 phiADRES to ON and coincidence of a pulse). After reference voltage is outputted to
- said perpendicular signal line VLIN, by making the driving signal (phiCLP pulse) of the
- 42 transistor TCLP for a potential clamp fixed time amount ON, reference voltage is set as
- 43 the connection node of the capacitors Cc and Ct of a noise canceller circuit.
- 44 [0022] Next, aforementioned phiRESET After turning off a pulse, by choosing the read
- 45 line 4 of a predetermined line and turning on the signal (phiREAD pulse), the read-out
- 46 transistor Td is turned ON and gate potential is changed by reading the stored charge of

- 1 Photodiode PD to the gate of the magnification transistor Tb. The magnification
- 2 transistor Tb outputs the voltage signal according to the variation of gate potential to the
- 3 corresponding perpendicular signal line VLIN and a noise canceller circuit.
- 4 [0023] Then, a level effective scan term period can also accumulate the signal component
- 5 (signal level from which the noise was removed) equivalent to the difference of the
- 6 reference voltage read as described above, and a signal level in the capacitor Ct for
- 7 charge storages by turning off phiSH pulse in a noise canceller circuit.
- 8 [0024] That is, the noise mixed in the preceding paragraph side from noise canceller
- 9 circuits, such as dispersion in the reset potential of each perpendicular signal line VLIN
- 10 resulting from a cel field, is removed.
- 11 [0025] And phiADRES By the perpendicular selection transistor's Ta being controlled by
- the OFF state, and changing a unit cell into the condition of not choosing, a cel field and
- each noise canceller circuit are electrically separated by turning OFF a pulse.
- 14 [0026] By making sequential ON the driving signal (phiH pulse) of the level selection
- transistor TH at a next horizontal effective scan period, the level selection transistor TH
- is turned on [sequential], the signal level of the connection node (signal preservation
- 17 node) of said capacitors Cc and Ct is read to the level signal line HLIN one by one, and it
- is the output amplifying circuit AMP. It is amplified and outputs.
- 19 [0027] It sets in the above-mentioned actuation and is the electrical potential difference
- 20 VVLIN of the perpendicular signal line VLIN. Noise rejection actuation which becomes
- 21 the operating voltage Vm (about 1.5 V) of a source follower circuit and which was
- described in addition above is performed for every read-out actuation for every horizontal
- 23 line at a horizontal blanking interval.
- 24 [0028] <u>Drawing 14</u> is the timing wave form chart showing the timing generating circuit
- 25 10 in drawing 13, the perpendicular shift register 2, and the example of pulse selector 2a
- of operation.
- 27 [0029] Here, the case where the solid state camera of drawing 12 is used by 1 field =1 /
- 28 30Hz (image of 30 frames per second which make the 1 field one frame) system is
- 29 shown.
- 30 [0030] The timing generating circuit 10 operates external input pulse signal phiVR and
- 31 phiHP orthopedically in a buffer circuit, and is pulse signal phiVRR of a field period.
- Pulse signal phiHPV of a level period It inputs into said perpendicular shift register 2.
- 33 [0031] The perpendicular shift register 2 is pulse signal phiVRR. Pulse signal phiHPV
- 34 after an input clears all register outputs at the period of "L" level and makes it "L" level A
- shift action is performed, and the output pulse signal ROi (i=--, n, n+1, --) is made into
- 36 "H" level one by one, and is inputted into said pulse selector 2a.
- 37 [0032] Pulse selector 2a activates the signal (phiADRES pulse) of the perpendicular
- selection line 6, the signal (phiRESET pulse) of the reset line 7, and the signal (phiREAD
- pulse) of the read line 4, as shown in drawing 13 to each line for selection, and it scans
- 40 the line for selection.
- 41 [0033] It is each output pulse signal ROi of the perpendicular shift register 2 for the solid
- 42 state camera of drawing 12 to carry out the selection control of the specific line for
- selection, as described above. It outputs only once within 1 field period! That is, since?
- Photodiode PD performs signal read-out in the 1 field only once, the electronic shutter
- 45 actuation which controls light-receiving time amount equivalent is impossible by
- 46 controlling the signal storage time of Photodiode PD.

[0034] On the other hand, drawing 15 shows roughly the configuration of the CMOS 1 2

solid state camera of the conventional example 2 in which electronic shutter actuation is

3 possible.

8

9

21

[0035] This solid state camera For example, the image pick-up field 14 where the pixel 4 5

cel 13 constituted as shown in drawing 12 has been arranged two-dimensional in the

shape of a matrix (photo-electric-conversion section), Two or more perpendicular signal 6 7

lines VLIN formed in the direction of a pixel train of said image pick-up field 14 Two or

more perpendicular selection lines 6 for read-out control for controlling to be formed in

the pixel line writing direction of said image pick-up field 14, and to read the photo-

10 electric-conversion signal of each pixel cel 13 to said two or more perpendicular signal

lines VLIN per pixel line, The 1st perpendicular selection circuitry 2 for carrying out a 11

12 selection control in scan to the timing of read-out of said two or more perpendicular

13 selection lines 6 for read-out control (perpendicular shift register for read-out). The level

14 selection transistor TH for choosing said perpendicular signal line VLIN. The level

selection circuitry 3 for carrying out the selection control of said level selection transistor 15

16 (level selection shift register), Output amplifying circuit AMP for outputting the signal

17 read to the level signal line HLIN and said level signal line HLIN for reading the signal

18 of said perpendicular signal line VLIN chosen with said level selection shift register 3 It

19

20 [0036] In addition, especially the point equipped with a load transistor as shown in

drawing 12, a noise canceller circuit, etc. around the image pick-up field 14 although not

22 illustrated is the same as that of the CMOS solid state camera of an example 1.

23 [0037] Furthermore, the vertical-drive circuit (not shown) which generates the driving

24 signal for driving alternatively said two or more perpendicular selection lines 6 for read-

25 out control based on the output of the 2nd perpendicular selection circuitry (perpendicular)

26 shift register for electronic shutters) 15 for carrying out a selection control in scan and

27 said 1st perpendicular selection circuitry and the output of the 2nd perpendicular

28 selection circuitry to the timing of signal are recording of said two or more perpendicular

29 selection lines 6 for read-out control is provided.

30 [0038] That is, the perpendicular shift register 15 for electronic shutters is formed

31 independently [the perpendicular shift register 2 for read-out], and it is constituted so

32 that this perpendicular shift register 15 for electronic shutters as well as the perpendicular

33 shift register 2 for read-out may scan the line for selection to predetermined timing.

34 [0039] Thereby, the perpendicular shift register 2 for read-out and the perpendicular shift

35 register 15 for electronic shutters enable it to carry out the selection control of the

36 specific line for selection to 2 times of timing within 1 field period.

37 [0040] Therefore, when the perpendicular shift register 15 for electronic shutters carries

38 out the selection control of the line for selection and starts are recording of a pixel signal

39 before the twist from which the perpendicular shift register 2 for read-out carries out the

40 selection control of the line for selection, and reads a pixel signal to the perpendicular

41 signal line VLIN, the electronic shutter actuation which controls light-receiving time

42 amount equivalent is attained.

43 [0041] By the way, the CMOS solid state camera of drawing 15 which has one

44 perpendicular shift register 2 for read-out and one perpendicular shift register 15 for

45 electronic shutters which were described above For example, when making the good

46 transformation child shutter actuation to which light-receiving time amount is changed

- equivalent by changing the signal storage time automatically according to the output level
- 2 of a photo sensor perform There is a problem of the difference of the signal storage time
- 3 arising to pixel spacing, or changing the load of two perpendicular shift registers 2 and 15
- 4 to it according to the merits and demerits of the signal storage time.
- 5 [0042] This problem is explained below.
- 6 [0043] <u>Drawing 16</u> shows an example in case the line selection timing of two
- 7 perpendicular shift registers 2 and 15 in drawing 15 is immobilization.
- 8 [0044] As shown in <u>drawing 16</u>, the timing to which the perpendicular shift register 15
- 9 for electronic shutters performs line selection ahead of the perpendicular shift register 2
- 10 for read-out is being fixed, that is, the two above-mentioned perpendicular shift registers
- 2 and 15 of the time difference which performs line selection are always fixed.
- 12 [0045] Thus, when the line selection timing of two perpendicular shift registers 2 and 15
- is immobilization, the perpendicular shift register 2 for read-out and the perpendicular
- shift register 15 for electronic shutters begin selection of return and the following frame
- to the first rank again, after it begins selection of a certain frame and the shift action from
- the first rank to a tail end (that is, the number of pixels of the perpendicular direction of a
- 17 solid state camera) finishes.
- 18 [0046] Therefore, the solid state camera of <u>drawing 15</u> has the problem of the difference
- of the signal storage time arising to pixel spacing, or changing the load of two
- 20 perpendicular shift registers 2 and 15 to it according to the merits and demerits of the
- 21 signal storage time, when making the good transformation child shutter actuation to
- 22 which light-receiving time amount is changed equivalent by changing the signal storage
- 23 time automatically according to the output level of a photo sensor perform.
- 24 [0047] Here, said problem is stated to a detail, referring to drawing 17 about the case
- 25 where the merits and demerits of the time amount in which the perpendicular shift
- register 15 for electronic shutters changes the timing (timing of an electronic shutter)
- 27 which performs line selection ahead of the perpendicular shift register 2 for read-out, and
- 28 accumulates a pixel signal as concrete technique for changing the signal storage time are
- 29 changed.
- 30 [0048] In drawing 17, a read-out control pulse is a signal which makes the shift action of
- 31 the perpendicular shift register 2 for read-out start, and a good transformation child
- 32 (shutter control pulse is a signal which makes the shift action of the perpendicular shift ?)
- register 15 for electronic shutters start.
- 34 [0049] (1) After starting the shift action of the perpendicular shift register 15 for
- electronic shutters by the control pulse of the electronic shutter generated to the timing t1
- in <u>drawing 17</u> on the occasion of selection of the 1st frame, before the shift action to a tail
- end finishes (before choosing all pixel lines), in order to choose the 2nd frame to the
- timing t3 in drawing 17, suppose that the electronic shutter pulse occurred. In this case,
- 39 the perpendicular shift register 15 for electronic shutters is reset to the above-mentioned
- 40 timing t3, and starts a shift action (line selection) from the first rank again.
- 41 [0050] Thereby, in case [at which it generated to the timing t2 in drawing 17] it reads,
- 42 and the shift action of the perpendicular shift register 2 for read-out begins by the control
- pulse and said 1st frame is read, the difference of the signal storage time arises in the
- 44 pixel line by which selection assignment was not carried out with the pixel line by which
- selection assignment was carried out with the perpendicular shift register 15 for
- 46 electronic shutters which the shift action started to said timing t1.

[0051] Thus, if the difference of the signal storage time arises, when a read-out output 1 2 level is changed depending on the location of a pixel line and displays the output signal 3 of a solid state camera on the screen of an image display device, it will become the cause 4 which image noises, such as a lateral stripe, generate. 5 [0052] (2) in the timing t4 in drawing 17, the shift action began to the selection line and said timing t2 of the perpendicular shift register 15 for electronic shutters which the shift 6 7 action started to said timing t3 -- reading -- business -- since a total of two pixel lines of 8 the selection line of the perpendicular shift register 2 are chosen, these two pixel lines 9 serve as a load of two perpendicular shift registers 2 and 15. 10 [0053] on the other hand, in the timing t6 in drawing 17, the selection line by the 11 perpendicular shift register 15 for electronic shutters which the shift action started to said 12 timing t3 did not already exist, but the shift action started it to the timing t5 in drawing 17 13 -- reading -- business -- since one pixel line is chosen with the perpendicular shift register 14 2, this one pixel line serves as a load of two perpendicular shift registers 2 and 15. 15 [0054] Thus, if the load of two perpendicular shift registers 2 and 15 is changed 16 depending on electronic shutter timing, the voltage variation of power-source Rhine of a 17 solid state camera is imitated, and it comes, and when the output signal of a solid state 18 camera is displayed on the screen of an image display device, a lateral stripe will be 19 generated, and it will become the cause which worsens image quality notably. 20 [0055] In addition, the problem of the difference of the signal storage time arising to 21pixel spacing, or changing the load of two perpendicular shift registers 2 and 15 to it 22 according to the merits and demerits of the signal storage time which was described 23 above is produced not only the solid state camera of a CMOS mold but when making the 24 solid state camera of a CCD mold perform good transformation child shutter actuation. 25 26 [Problem(s) to be Solved by the Invention] As described above, when changing the signal 27 storage time and making good transformation child shutter actuation perform, according 28 to the merits and demerits of the signal storage time, the difference of the signal storage 29 time arose to pixel spacing, or the load of the perpendicular shift register for read-out and 30 the perpendicular shift register for electronic shutters was changed, and the conventional 31 solid state camera had the problem of becoming the cause which image noises, such as a 32 lateral stripe, generate in the display screen of an output signal. 33 [0057] the case where it was made that this invention should solve the above-mentioned 34 trouble, and electronic shutter actuation is made to perform -- reading -- business --35 fluctuation of the load of a perpendicular shift register and the perpendicular shift register 36 for electronic shutters can be prevented, and it aims at offering the solid state camera 37 which can prevent generating of image noises, such as a lateral stripe in the display 38 screen of an output signal. 39 [0058] moreover, the case where this invention makes the good transformation child 40 shutter actuation (continuation electronic shutter actuation) to which the signal storage

time of a pixel is changed per field perform -- reading -- business -- fluctuation of the 41 42 load of a perpendicular shift register and the perpendicular shift register for electronic 43 shutters can be prevented, and it aims at offering the solid state camera which can prevent 44 generating of image noises, such as a lateral stripe in the display screen of an output 45 46

[0059] Moreover, this invention aims at offering the solid state camera which can prevent

that the difference of the signal storage time arises to pixel spacing according to the 1 2

merits and demerits of the signal storage time, when making continuation electronic

3 shutter actuation perform.

[0060] Moreover, this invention aims at offering the solid state camera which can prevent 4

5 generating of image noises, such as a lateral stripe in the display screen of an output

6 signal, when making continuation electronic shutter actuation perform.

7 [0061] Moreover, in case this invention reads photo electric conversion and the

accumulated signal by the pixel, it aims at offering the solid state camera which can

prevent that a noise jumps in by capacity coupling from wiring of the pixel

10 circumference.

[0062]

8

9

11 12 [Means for Solving the Problem] A photo-electric-conversion means for the 1st solid 13 state camera of this invention to carry out photo electric conversion of the incident light 14 to a pixel, and to accumulate a charge. The read-out means which reads the accumulated charge to a detecting element, a magnification means to amplify the read charge, It comes/ 15 16 to arrange the unit cell which has the perpendicular selection means to which a signal is made to output from the resetting means and said magnification means for resetting the 17 18 charge of said detecting element on a semi-conductor substrate two-dimensional. The 19 image pick-up field which has a pixel line for two or more signal read-out, and at least 20 two dummy pixel lines, Two or more read lines for transmitting the read-out driving signal for driving each read-out means of the unit cell of a pixel line which is horizontally 21 22 prepared corresponding to each pixel line in said image pick-up field, and corresponds. respectively, Two or more perpendicular selection lines for transmitting the line selection 23 24 driving signal for driving each perpendicular selection means of the unit cell of a pixel 25 line which is horizontally prepared corresponding to each pixel line in said image pick-up 26 field, and corresponds, respectively, said -- more than one are read to the read line of a 27 book, a driving signal is supplied alternatively, and said read-out means is driven -- both 28 with the vertical-drive means for [said] supplying alternatively two or more line 29 selection driving signals to the perpendicular selection line of a book, and driving said 30 perpendicular selection means A line selection means to control said vertical-drive means 31 to make the read-out means of each pixel line in said image pick-up field drive twice one 32 by one to desired signal are recording timing and signal read-out timing. It is prepared 33 corresponding to each pixel train in said image pick-up field, and two or more 34 perpendicular signal lines for transmitting perpendicularly the signal outputted, 35 respectively from each unit cell of the pixel line by which the sequential drive was 36 carried out with said vertical-drive means are provided. After said line selection means 37 controls signal read-out from the unit cell of the pixel line for said two or more signal 38 read-out by said vertical-drive means, A selection control is carried out so that the 1st 39 dummy pixel line of said two dummy pixel lines may be made to drive. After controlling 40 the signal are recording in the unit cell of the pixel line for said two or more signal read-41 out by said vertical-drive means, it is characterized by carrying out a selection control so that the 2nd dummy pixel line of said said two dummy pixel lines may be made to drive. 42 43 [0063] A photo-electric-conversion means for the 2nd solid state camera of this invention 44 to carry out photo electric conversion of the incident light to a pixel, and to accumulate a 45 charge, The read-out means which reads the accumulated charge to a detecting element, a magnification means to amplify the read charge, The image pick-up field which it comes 46

to arrange the unit cell which has the perpendicular selection means to which a signal is 1 2 made to output from the resetting means and said magnification means for resetting the charge of said detecting element on a semi-conductor substrate two-dimensional, and has 3 4 two or more pixel lines. Two or more read lines for transmitting the read-out driving 5 signal for driving each read-out means of the unit cell of a pixel line which is horizontally 6 prepared corresponding to each pixel line in said image pick-up field, and corresponds, 7 respectively, Two or more perpendicular selection lines for transmitting the line selection 8 driving signal for driving each perpendicular selection means of the unit cell of a pixel 9 line which is horizontally prepared corresponding to each pixel line in said image pick-up 10 field, and corresponds, respectively, said -- more than one are read to the read line of a 11 book, a driving signal is supplied alternatively, and said read-out means is driven -- both 12 with the vertical-drive means for [said] supplying alternatively two or more line 13 selection driving signals to the perpendicular selection line of a book, and driving said 14 perpendicular selection means A line selection means to control said vertical-drive means 15 to make the read-out means of each pixel line in said image pick-up field drive twice one 16 by one to desired signal are recording timing and signal read-out timing, It is prepared 17 corresponding to each pixel train in said image pick-up field, and two or more perpendicular signal lines for transmitting perpendicularly the signal outputted, 18 19 respectively from each unit cell of the pixel line by which the sequential drive was 20 carried out with said vertical-drive means are provided. 1st means by which said line 21 selection means makes the read-out means of each of said pixel line drive to said signal 22 read-out timing with said vertical-drive means, It is characterized by providing 2nd at 23 least two means to make the read-out means of each of said pixel line drive to said signal 24 are recording timing with said vertical-drive means. 25 [0064] The 3rd solid state camera of this invention is set to said 2nd solid state camera. 26 Said image pick-up field At least three dummy pixel lines other than said two or more 27 pixel lines for signal read-out are provided further. Said line selection means It is 28 characterized by making one dummy pixel line in said dummy pixel line drive with said 29 1st means, and making other two dummy pixel lines in said dummy pixel line drive with 30 said 2nd two means. 31 [0065] It is characterized by the 4th solid state camera of this invention changing the 32 signal are recording timing within the period of 1 field period in said 2nd or 3rd solid 33 state camera in 1 field unit corresponding to the period of the signal read-out timing of 34 each pixel line in said line selection means. 35 [0066] In said 4th solid state camera, said 2nd at least two means changes relatively the 36 signal are recording timing to said signal read-out timing mutually, and makes said read-37 out means drive, and the 5th solid state camera of this invention is characterized by / 38 switching the control action of said vertical-drive means by said 2nd means by turns for 39 every field. 40 [0067] The 6th solid state camera of this invention is characterized by said line selection 41 means controlling said vertical-drive means to make the same substantially the electrical 42 potential difference of other wiring which adjoins said read line around said photo-43 electric-conversion means also with the time of said two drives, in case the read-out 44 means of each pixel line in said image pick-up field is made to drive twice in said any 1st 45 thru/or 5th one solid state camera. 46 [0068] When the 7th solid state camera of this invention reads stored charge from the

optoelectric transducer of the unit cell arranged two-dimensional to the image pick-up 1 2

field on a semi-conductor substrate, In the solid state camera which performs electronic

- shutter actuation to which the signal which was made to drive twice one by one to the 3
- 4 signal are recording timing and signal read-out timing of a request of wiring which
- 5 controls this read-out, and was read to said signal read-out timing is made to output
- 6 Wiring which controls said read-out is adjoined and it is characterized by making the
- 7 same substantially the electrical potential difference of other wiring which exists around
- 8 said optoelectric transducer to said signal are recording timing and signal read-out timing.
- 9 [0069] In the solid state camera with which, as for the 8th solid state camera of this
- 10 invention, the unit cell of 2 pixels / 1 unit has the image pick-up field which it comes to
- 11 arrange on a semi-conductor substrate two-dimensional In case stored charge is read from
- 12 the 2-pixel optoelectric transducer in the unit cell of said image pick-up field,
- 13 respectively, wiring which controls this read-out is adjoined and it is characterized by
- 14 making the same substantially the electrical potential difference of other wiring which
- 15 exists around said optoelectric transducer at the time of read-out of each pixel.
- 16 [0070]
- [Embodiment of the Invention] Hereafter, the gestalt of operation of this invention is 17
- 18 explained to a detail with reference to a drawing.
- 19 [0071] < Gestalt of the 1st operation > drawing 1 shows the equal circuit of the
- 20 magnification mold CMOS solid state camera of the gestalt of the 1st operation.
- [0072] Although most is the same compared with the CMOS solid state camera of the 21
- 22 conventional example 2 which mentioned above the CMOS solid state camera of drawing
- 1 with reference to drawing 15, perpendicular shift register 2a for read-out differs from 23
- 24 perpendicular shift register 15a for electronic shutters etc., and since others are the same,
- 25 they attach the same sign as the inside of drawing 15.
- 26 [0073] The CMOS solid state camera of drawing 1 Namely, for example, the image pick-
- 27 up field 14 where the pixel cel 13 constituted as the conventional example 1 of drawing
- 28 12 showed has been arranged two-dimensional in the shape of a matrix (photo-electric-
- 29 conversion section), Two or more perpendicular signal lines VLIN formed in the
- 30 direction of a pixel train of said image pick-up field 14 Two or more perpendicular
- 31 selection lines 6 for read-out control for controlling to be formed in the pixel line writing
- 32 direction of said image pick-up field 14, and to read the photo-electric-conversion signal
- 33 of each pixel cel 13 to said two or more perpendicular signal lines VLIN per pixel line.
- 34 1st perpendicular selection-circuitry (perpendicular shift register for read-out) 2a for
- 35 carrying out a selection control in scan to the timing of read-out of said two or more
- 36 perpendicular selection lines 6 for read-out control, 2nd perpendicular selection-circuitry
- 37 (perpendicular shift register for electronic shutters) 15a for carrying out a selection
- 38 control in scan to the timing of signal are recording of said two or more perpendicular
- 39 selection lines 6 for read-out control. The vertical-drive circuit 16 which generates the
- 40 driving signal for driving alternatively said two or more perpendicular selection lines 6
- 41 for read-out control based on the output of said 1st perpendicular selection-circuitry 2a,
- 42 and the output of 2nd perpendicular selection-circuitry 15a (pulse selector), The level
- 43
- selection transistor TH for choosing said perpendicular signal line VLIN. The level
- 44 selection circuitry 3 for carrying out the selection control of said level selection transistor
- 45 TH (level selection shift register). Output amplifying circuit AMP for outputting the
- 46 signal read to the level signal line HLIN and said level signal line HLIN for reading the

- signal of said perpendicular signal line VLIN chosen with said level selection shift
- 2 register 3 It provides.
- 3 [0074] In addition, like the CMOS solid state camera of the conventional example 2 of
- 4 drawing 15, although not illustrated especially here, it has a load transistor, a noise
- 5 canceller circuit, etc. as shown in <u>drawing 12</u> around the image pick-up field 14.
- 6 [0075] and -- further -- (1) -- apart from the original pixel line, two dummy pixel lines
- 7 (the 1st dummy pixel line 141 and 2nd dummy pixel line 142) are added to said image
- 8 pick-up field 14. (2) Perpendicular shift register (1st perpendicular shift register) 2a for
- 9 said read-out has the shift number of stages of the original pixel line count +1 of the
- image pick-up field 14, and perpendicular shift register (2nd perpendicular shift register)
- 11 15a for said electronic shutters also has the shift number of stages of the original pixel
- 12 line count +1 of the image pick-up field 14. (3) The vertical-drive circuit 16 is constituted
- so that the last stage output signal of perpendicular shift register 2a for read-out is chosen,
- said 1st dummy pixel line 141 may be supplied, the last stage output signal of
- perpendicular shift register 15a for electronic shutters may be chosen and said 2nd /
- 16 dummy pixel line 142 may be supplied.
- 17 [0076] Although it is the same configuration as an original pixel line, said two dummy
- pixel lines 141 and 142 are added in order to act as a load, when chosen by the vertical-
- 19 drive circuit 16.
- 20 [0077] In the solid state camera of drawing 1, shutter actuation which it is possible to
- 21 carry out the selection control of the same perpendicular selection line twice within 1
- 22 field period, and controls the signal storage time of a pixel (photodiode) by perpendicular
- 23 | shift register 15a for electronic shutters and perpendicular shift register 2a for read-out
- 24 can be performed.
- 25 [0078] in this case, perpendicular shift register 15a for electronic shutters performs a shift
- action based on the shift clock signal which controls the initiation timing of signal are
- 27 recording, carries out the selection control of the pixel line which each corresponds to a
- shutter actuation period, and makes signal are recording of a pixel perform (read-out does
- 29 not perform) -- it controls like and the selection control of the 2nd dummy pixel line 142
- 30 carries out except a shutter actuation period (the period from after the end of selection of
- 31 a pixel line to next selection initiation).
- 32 [0079] Moreover, perpendicular shift register 2a for read-out performs a shift action
- based on the shift clock signal which controls the initiation timing of signal read-out,
- 34 carries out the selection control of the pixel line which each corresponds to each level
- period in the perpendicular effective scan period within a perpendicular period, and
- carries out the selection control of the 1st dummy pixel line 141 to a vertical-retrace-line
- 37 period.
- 38 [0080] According to the solid state camera of the gestalt of implementation of the above
- 39 1st, namely, the vertical-drive circuit 16 Respectively corresponding to each output of
- 40 perpendicular shift register 2a for read-out, and perpendicular shift register 15a for
- 41 electronic shutters, are always carrying out the selection drive of the pixel line per (a total
- of 2), and since the selection load is always equal Generating of the disk on the display
- screen resulting from fluctuation of the read-out level by the size of a selection load can
- 44 be prevented.
- 45 [0081] < Gestalt of the 2nd operation > drawing 2 shows the equal circuit of the
- 46 magnification mold CMOS solid state camera of the gestalt of the 2nd operation?

[0082] As opposed to the CMOS solid state camera of the gestalt of the 1st operation

which mentioned above the CMOS solid state camera of drawing 2 with reference to

3 drawing 1 (1) The point that one more dummy pixel line (3rd dummy pixel line 143) is

4 added to said image pick-up field 14, (2) Perpendicular shift register 15b for one

5 electronic shutters which has the same shift number of stages as perpendicular shift

6 register 15a further for electronic shutters is added. The point which each of that stage

7 output switches per each stage output of perpendicular shift register 15a for said

- 8 electronic shutters, and field, is chosen, and is used by vertical-drive circuit (pulse
- 9 selector) 16a, (3) Vertical-drive circuit 16a Three perpendicular shift registers 2a and 15a,
- 10 Point and (4) vertical-drive circuits 16a which generates the driving signal for driving
- alternatively said two or more perpendicular selection lines 6 for read-out control based
- on the output of 15b The points which choose the last stage output signal of added
- perpendicular shift register 15b for electronic shutters, and are supplied to said 3rd
- dummy pixel line 143 differ a little, and since others are the same, they attach the same
- sign as the inside of <u>drawing 1</u>.

1

- 16 [0083] <u>Drawing 3</u> is the timing chart showing signs that two perpendicular shift registers
- 17 15a and 15b for electronic shutters control electronic shutter actuation by turns per field.
- in the solid state camera of <u>drawing 2</u>.
- 19 [0084] In the solid state camera of <u>drawing 2</u>, electronic shutter actuation is distributed
- 20 to two perpendicular shift registers 15a and 15b only for electronic shutters in the field
- 21 unit at alternation by making the shift action of two perpendicular shift registers 15a and
- 22 15b only for electronic shutters start by turns per field, and choosing each output by turns
- per field so that it may understand from the timing chart shown in drawing 3.
- [0085] In this case, the selected perpendicular shift registers 15a and 15b only for
- 25 electronic shutters perform line selection ahead of perpendicular shift register 2a for read-
- out, and it becomes possible by changing that timing to change the merits and demerits of
- the time amount which accumulates a pixel signal.
- 28 [0086] Therefore, the same vertical lines can be chosen twice as 1 field period with the
- 29 perpendicular shift registers 15a and 15b for electronic shutters, and the perpendicular
- 30 shift register 2 for read-out, and good transformation child shutter actuation which
- 31 controls the signal storage time of a selection pixel can be performed.
- 32 [0087] Moreover, without while having already started the shift action, and being reset on
- the way, before the shift action of the perpendicular shift registers 15a or 15b only for
- electronic shutters arrives at the last stage even if an electronic shutter control signal is
- inputted with a time interval shorter than a field period (before finishing no selection of
- 36 the pixel lines for read-out), sequential selection is made to the last pixel line, and the
- 37 signal storage time of a selection pixel is controlled.
- 38 [0088] And the period from after the end of selection of the last line of the pixel line for
- read-out to selection initiation [in / one after another / the field period of a time] of the
- 40 pixel line for read-out of the 1st line carries out the selection control of the 2nd dummy
- 41 pixel line 142 or the 3rd dummy pixel line 143.
- 42 [0089] Moreover, perpendicular shift register 2a for read-out carries out the selection
- control of the pixel line which each corresponds to each level period within a
- 44 perpendicular effective scan period, and carries out the selection control of the 1st
- dummy pixel line 141 to a vertical-retrace-line period.
- 46 [0090] That is, each perpendicular shift registers 2a, 15a, and 15b continue choosing a

- dummy pixel line, even after choosing the pixel line for all read-out, respectively, and 1
- they stand by the selection initiation in a next field period. 2
- [0091] That is, according to the solid state camera of the gestalt of implementation of the 3
- 4 above 2nd, it becomes possible in a field unit to change the signal storage time to two
- 5 perpendicular shift registers only for electronic shutters between the fields by distributing
- 6 electronic shutter actuation at alternation.
- 7 [0092] In this case, it becomes possible to realize electronic shutter ability to which the
- signal storage time is continuously changed per field, while the scan time of read-out has 8
- 9 been fixed. In addition, in the same field, every selection pixel line of the signal storage
- 10 time is the same.
- [0093] Thus, when changing the signal storage time and making good transformation 11
- child shutter actuation perform, it can prevent that the difference of the signal storage 12
- 13 time arises to pixel spacing according to the merits and demerits of the signal storage
- 14 time, and generating of image noises, such as a lateral stripe in the display screen of an
- 15 output signal, can be prevented.
- [0094] Moreover, vertical-drive circuit 16a is always carrying out the selection drive of 16
- the pixel line per (a total of 3) respectively corresponding to each output of perpendicular 17
- shift register 2a for read-out, and the perpendicular shift registers 15a and 15b for two 18
- electronic shutters, and since the selection load is always equal, it can prevent generating 19
- 20 of the disk on the display screen resulting from fluctuation of the read-out level by the
- 21 size of a selection load.
- 22 [0095] In addition, the solid state camera shown in drawing 1 and drawing 2 is applicable
- not only to the solid state camera of the CMOS mold equipped with the readout circuitry 23
- which a pixel signal can read for every pixel but the solid state camera of the CCD 24
- 25 (charge coupled devices) mold which reads in a level signal-line unit.
- [0096] < Gestalt of the 3rd operation > drawing 4 shows the equal circuit of the 26
- magnification mold CMOS solid state camera of the gestalt of the 3rd operation. 27
- [0097] When the CMOS solid state camera of drawing 4 changes the signal storage time 28
- automatically according to the output level of a photo sensor as opposed to the CMOS 29
- 30 solid state camera of the conventional example 1 mentioned above with reference to
- drawing 12, the device is made so that it may become possible to change continuously 31
- the good transformation child shutter actuation to which light-receiving time amount is 32
- 33 changed equivalent per field.
- [0098] Namely, although most is the same compared with the CMOS solid state camera 34
- of the conventional example 1 which mentioned above the CMOS solid state camera of 35
- 36 drawing 4 with reference to drawing 12 (1) The point that two perpendicular shift
- registers 21 and 22 for electronic shutters are added independently [the perpendicular] 37
- shift register 2 for read-out], (3) The point that the register change-over control circuit 38
- (SEL) 23 for switching actuation (output actuation of the control pulse of the signal 39
- storage time) of two perpendicular shift registers 21 and 22 for electronic shutters by 40
- turns per field, and controlling it is added, (4) The configurations of timing generating 41
- circuit 10a and the pulse selector circuit 24 differ, and since others are the same, they 42
- attach the same sign as the inside of drawing 12./ 43
- [0099] That is, in drawing 4, four transistors Ta, Tb, Tc, and Td and the unit cell of 1 44
- pixel (1 pixel) / 1 unit which consists of one photodiode PD are arranged in the shape of [45
- which is two dimensions a matrix, and are formed in the cel field (image pick-up field). 46

In this case, the photodiode PD with which, as for each unit cell, touch-down potential is 1 given to an anode side The read-out transistor Td by which the end side is connected to 2 3 the cathode side of Photodiode PD (shutter gate transistor), The magnification transistor The Tb by which the gate is connected to the other end side of the read-out transistor Td The 4 5 reset transistor Tc by which the end side is connected to the gate of the perpendicular selection transistor (line selection transistor) Ta and the magnification transistor Tb 6 7 where the end side is connected to the end side of the magnification transistor Tb is 8 provided. 9 [0100] And two or more read lines 4 connected to said cel field corresponding to each? pixel line common to the gate of each read-out transistor Td of the unit cell of the same 10 line, the perpendicular selection line 6 connected common to the gate of each 11 perpendicular selection transistor Ta of the unit cell of the same line, and the reset line 7 12 connected common to the gate of each reset transistor Tc of the unit cell of the same line 13 14 are formed. 15 [0101] Moreover, corresponding to each pixel train, the power-source line 9 connected common to the other end [of each reset transistor Tc of the unit cell of the same train as

common to the other end [of each reset transistor Tc of the unit cell of the same train as the perpendicular signal line VLIN connected common to the other end side of each / magnification transistor Tb of the unit cell of the same train] and other end side of each / perpendicular selection transistor Ta is formed in said cel field.

[0102] Furthermore, in the exterior by the side of the end of a cel field, two or more load transistors TL connected, respectively between one one end each of said perpendicular signal line VLIN and a touch-down node are arranged horizontally.

23 [0103] Moreover, in the exterior by the side of the other end of a cel field, two or more 24 noise canceller circuits which consisted of two transistors TSH and TCLP and two 25 capacitors Cc and Ct are arranged horizontally.

26 [0104] And two or more level selection transistors TH connected to each other end side 27 of said perpendicular signal line VLIN through each above-mentioned noise canceller 28 circuit are arranged horizontally.

[0105] The level signal line HLIN is connected to each other end of the above-mentioned level selection transistor TH in common, and they are a level reset transistor (not shown) and the output amplifying circuit AMP in this level signal line HLIN. It connects.

[0106] In addition, the transistor TSH for sample hold by which, as for said each noise
 canceller circuit, the end side was connected to the other end side of the perpendicular
 signal line VLIN Coupling-capacitor Cc by which the end side was connected to the other
 end side of the transistor TSH for these sample hold, The capacitor Ct for charge storages

connected between touch-down nodes the other end side of this coupling-capacitor Cc, It is constituted by the transistor TCLP for a potential clamp connected to the connection

node of said capacitors Cc and Ct, and the end side of said level selection transistor TH is

39 connected to the connection node of said capacitors Cc and Ct.

[0107] furthermore, in the exterior of a cel field The selection control of the output pulse of the perpendicular shift register 2 for read-out for carrying out the selection control of two or more perpendicular selection lines 6 of a cel field in scan, two perpendicular shift registers 21 and (ES2) 22 for electronic shutters (ES1), and the three above-mentioned perpendicular shift registers 2, 21, and 22 is carried out. The perpendicular selection line 6 of each line of a cel field Actuation (output actuation of the control pulse of the signal storage time) of the level shift register 3 for driving the pulse selector 24 for driving in

- scan, and said two or more level selection transistors TH in scan, and said perpendicular
- 2 shift registers 21 and 22 for two electronic shutters The register change-over control
- 3 circuit 23 for switching by turns per field and controlling, timing generating circuit which
- 4 generates various kinds of timing signals 10a, The bias generating circuit 11 for
- 5 generating predetermined bias potential at the end of the transistor TCLP for the potential
- 6 clamp of said noise canceller circuit etc. is arranged, respectively.
- 7 [0108] Timing signal phiVR of a field period, timing signal phiES for storage-time
- 8 control by which an adjustable setup is carried out with a field period, pulse signal phiHP
- 9 corresponding to a horizontal blanking interval, and clock pulse signal phiCK input said
- timing generating circuit 10a.
- 11 [0109] And timing signal phiVRR for carrying out buffer plastic surgery, reading said
- 12 timing signal phiVR input, and supplying the perpendicular shift register of business is
- generated, and timing signal phiHPV for carrying out buffer plastic surgery, reading said
- 14 pulse signal phiHP input, and supplying the perpendicular shift register of business and
- two perpendicular shift registers 21 and 22 for electronic shutters is generated.
- 16 [0110] Moreover, timing signal phiROREAD for supplying said pulse selector 24,
- phiESREAD, phiRESET, and phiADRES are generated, and pulse signal phiCLP for
- supplying said noise canceller circuit and phiSH are generated. Moreover, pulse signal
- 19 phiH for supplying the level shift register 3 is generated.
- 20 [0111] Moreover, based on timing signal phiVR of a field period, pulse signal phiFI for
- 21 field change-over control is generated, and said register change-over control circuit 23 is
- supplied with timing signal phiESR for signal storage-time control.
- 23 [0112] Said register change-over control circuit 23 switches the supply place of timing
- signal phiESR for storage-time control by turns for every field unit based on the pulse
- 25 signal phiFI input for field change-over control. In this case, the timing signal for signal
- 26 storage-time control which supplies the timing signal for signal storage-time control
- supplied to the perpendicular shift register 21 for said electronic shutters to phiESR1 and
- 28 the perpendicular shift register 22 for said electronic shutters is expressed with phiESR2.
- 29 [0113] <u>Drawing 5</u> is the circuit diagram showing an example of the pulse selector 24 in
- 30 drawing 4.
- 31 [0114] While each output-signal ES1n of the output signal ROn of the perpendicular shift
- 32 register for read-out and two perpendicular shift registers 21 and 22 for electronic
- 33 shutters and ES2n input the pulse selector shown in drawing 5 Timing signal
- 34 phiROREAD supplied from said timing generating circuit 10a, phiESREAD, phiRESET,
- and phiADRES input, logic processing of these input signals is performed and various
- 36 kinds of driving signal phiREADn(s), phiRESET, and phiADRESn are outputted, and it
- is constituted by the logic gate so that a cel field may be supplied.
- 38 [0115] That is, when the output signal ROn of the perpendicular shift register for read-out
- 39 is an active state, timing signal phiROREAD is chosen and read and it outputs as line
- driving signal phiREADn, and when each output signal ES1n of two perpendicular shift
- 41 registers 21 and 22 for electronic shutters or ES2n is an active state, timing signal
- 42 phiESREAD is chosen and read and it outputs as line driving signal phiREADn.
- 43 [0116] Moreover, when any one of each output-signal ES1n of the output signal ROn of
- 44 the perpendicular shift register for read-out and two perpendicular shift registers 21 and
- 45 22 for electronic shutters and the ES2n is an active state, timing signal phiRESET is
- 46 chosen and it outputs as reset line driving signal phiRESETn.

- 1 [0117] Moreover, when the output signal ROn of the perpendicular shift register for read-
- 2 out is an active state, timing signal phiADRES is chosen and it outputs as perpendicular
- 3 selection line driving signal phiADRESn.
- 4 [0118] <u>Drawing 6</u> is the timing wave form chart showing the example of timing
- 5 generating circuit 10a in drawing 4, three perpendicular shift registers 2, 21, and 22, and
- 6 the pulse selector 24 of operation, in order to explain the good transformation child
- 7 shutter actuation with possible making it change continuously in the field unit in the solid
- 8 state camera of drawing 4.
- 9 [0119] Here, the case where the solid state camera of <u>drawing 4</u> is used by 1 field =1 /
- 10 30Hz (image of 30 frames per second which make the 1 field one frame) image pick-up
- 11 system is shown.
- 12 [0120] The timing signal input for storage-time control by which an adjustable setup of
- the timing signal input of a field period and the phiES is carried out for phiVR with a
- field period in drawing 6. The timing signal of a field period with which phiVRR is
- supplied to the perpendicular shift register for read-out, The pulse signal for field change-
- over control in phiFI, the timing signal for storage-time control with which phiESR1 is
- supplied to the perpendicular shift register 21 for one electronic shutters every other field,
- 18 The timing signal for storage-time control with which phiESR2 is supplied to the
- perpendicular shift register 22 for the electronic shutters of another side at intervals of 1
- field, R0 (i) is the output of the perpendicular shift register R0 for read-out, and ES1 (i).
- 21 The output of the perpendicular shift register 21 for one electronic shutters, and ES2 (i) It
- 22 is the output of the perpendicular shift register 22 for the electronic shutters of another
- 23 side.
- 24 [0121] <u>Drawing 7</u> is the timing wave form chart showing an example of the electronic
- shutter actuation within 1 field period in drawing 6.
- 26 [0122] In drawing 7, the perpendicular shift register 21 for electronic shutters in ESn or
- 27 the n-th step of output signal of 22, and ROn are the n-th step of output signals of the
- 28 perpendicular shift register 2 for read-out.
- 29 [0123] tHES shows 1 level period when the perpendicular shift register 21 for electronic
- 30 shutters or the n-th step of output signal ESn of 22 will be in an active state ("H" level).
- 31 [0124] tHRO shows 1 level period when the n-th step of output signal ROn of the
- 32 perpendicular shift register 2 for read-out will be in an active state ("H" level).
- 33 [0125] HBLK is a control pulse signal for dividing 1 level period into a horizontal
- 34 blanking interval and a horizontal effective scan period.
- 35 [0126] phiCLP and phiSH are pulse signals supplied to a noise canceller circuit, and are
- 36 generated for every horizontal blanking interval, respectively.
- 37 [0127] phiH is a pulse signal supplied to the level selection transistor TH, and it is
- 38 generated so that the level selection transistor TH horizontally arranged within a level
- 39 effective-scanning-lines period may be turned on [sequential].
- 40 [0128] Although phiADRES, phiRESET, and phiREAD are pulse signals supplied to a
- selection pixel line from said pulse selector 24 and phiRESET of them and phiREAD are
- 42 activated within a horizontal blanking interval in the case of signal are recording
- 43 actuation and signal read-out actuation, respectively, phiADRES is not generated in the
- case of signal are recording actuation, but is activated within a horizontal blanking
- interval in the case of signal read-out actuation.
- 46 [0129] In this case, the above-mentioned pulse signal phiADRES is generated so that the

- selection control of the perpendicular selection line 6 of the same line may be carried out
- 2 twice within the horizontal blanking interval in the case of signal read-out actuation and it
- may be in an active state twice intermittently for a reason which is mentioned later.
- 4 [0130] Next, actuation of the solid state camera of <u>drawing 4</u> is explained, referring to
- $5 \quad \underline{\text{drawing 6}} \text{ and } \underline{\text{drawing 7}} .$
- 6 [0131] Since actuation of the solid state camera of <u>drawing 4</u> is fundamentally the same
- 7 compared with actuation (<u>drawing 13</u>) of the solid state camera (<u>drawing 12</u>) of the
- 8 conventional example 1 mentioned above, explanation of the same actuation is omitted,
- 9 and mainly different actuation is explained hereafter.
- 10 [0132] That is, in case the solid state camera of <u>drawing 4</u> performs electronic shutter
- actuation, it is distributed to two perpendicular shift registers 21 and 22 only for [
- electronic shutter actuation / unit / field / alternation] electronic shutters by making the
- shift action of two perpendicular shift registers 21 and 22 for electronic shutters start by
- turns per field by the register change-over control circuit 23, and choosing each output by
- 15 turns per field.
- 16 [0133] As shown at the field periods tFa and tFb in drawing 6, even if timing signal
- 17 phiES for signal storage-time control is inputted with a time interval shorter than a field
- period by this, it enables the perpendicular shift registers 21 and 22 only for electronic
- 19 shutters to operate to coincidence.
- 20 [0134] In this case, it becomes possible to make sequential selection to the last of the
- 21 pixel line for read-out, and to control the signal storage time of a selection pixel, without
- being reset on the way, before the perpendicular shift register 21 only for electronic
- 23 shutters or the shift action of 22 reads and while having already started the shift action by
- 24 timing signal phiESR1 or phiESR2 generated first finishes no selection control of the
- pixel lines of business.
- 26 [0135] If it puts in another way, it will become possible to realize electronic shutter
- 27 ability (continuation electronic shutter actuation) to which the signal storage time is
- 28 continuously changed per field, while the scan time of read-out has been fixed. In
- 29 addition, in the same field, every selection pixel line of the signal storage time is the
- 30 same.
- 31 [0136] Moreover, as shown in <u>drawing 7</u>, pulse signal phiRESET and phiREAD are
- supplied to the pixel line of the n-th line which carried out the selection control to said
- 33 level period tHES with the output signal ESn of shift [the n-th step of] stage of the
- 34 perpendicular shift register for electronic shutters, and the signal charge of a photodiode
- is made into zero by reading the signal charge which was being accumulated before it
- with the photodiode PD of this pixel line of the n-th line to the gate of the transistor for
- 37 magnification.
- 38 [0137] In this case, pulse signal phiADRES continues being "L", and since the transistor
- 39 for perpendicular selection is still OFF, the signal charge read to the gate of said
- 40 transistor for magnification is not outputted to the perpendicular signal line VLIN.
- 41 [0138] Then, in the case of the signal read-out actuation from said pixel line, after
- 42 phiRESET is activated temporarily at the horizontal blanking interval in said level period
- 43 tHRO, phiADRES is activated and phiREAD is activated further temporarily.
- 44 [0139] In this case, when the aforementioned phiREAD is an active state ("H" level), so
- 45 that the diving of the noise under the effect of capacity coupling between a photodiode
- and its circumference wiring (phiADRES wiring later mentioned in this example) may

- not occur phiADRES pulse is temporarily made into a non-active state ("L" level) so that
- 2 it may be in the same condition as the time of signal are recording actuation, and this
- 3 phiADRES is activating the aforementioned phiREAD temporarily within the period of a
- 4 non-active state.
- 5 [0140] First, if the actuation at the time of signal read-out within the horizontal blanking
- 6 interval in said such level period tHRO is explained in detail, after resetting the gate
- 7 electrode of the magnification transistor Tb to a reference potential by phiRESET,
- 8 phiADRES will be made into an active state (the 1st time), the perpendicular selection
- 9 transistor Ta of said pixel line of the n-th line will be made into an ON state, pulse signal
- 10 phiCLP supplied to a noise canceller circuit within this activity period will be activated,
- and black level will be clamped.
- 12 [0141] And when phiADRES activates phiREAD within the period of a non-active state,
- the signal charge which was being accumulated before it with said photodiode PD is read
- to the gate of the magnification transistor Tb.
- 15 [0142] And phiADRES is again made into an active state (the 2nd time), the
- perpendicular selection transistor Ta of said pixel line of the n-th line is again made into
- an ON state, and the signal charge read to the gate of said magnification transistor Tb is
- outputted to the perpendicular signal line VLIN.
- 19 [0143] By the above actuation, from the termination point in time of the active state ("H"
- 20 level) of read line driving signal phiREAD in said level period tHES to the activation
- 21 time of read line driving signal phiREAD in said level period tHRO serves as the signal
- 22 storage time.
- 23 [0144] <u>Drawing 8</u> (a) is the top view taking out and showing a part of unit cell of an
- image pick-up field, in order to explain the diving of said noise.
- 25 [0145] <u>Drawing 8</u> (b) is a sectional view which meets the a-a'line of this drawing (a).
- 26 [0146] <u>Drawing 8</u> (c) and (d) correspond, respectively, and when phiADRES in this
- drawing (a) is "L" level and it is /"H" level, they show the potential potential in the
- substrate in the case of phiREAD being activated and reading a signal charge. Here, the
- 29 case where power-source potential is 3.3V is shown.
- 30 [0147] the P type with which 81 was formed in the surface section of a silicon substrate
- in drawing 8 (a) and (b) -- a well -- a field and 82 are the component isolation regions
- 32 (for example, LOCOS field) alternatively formed in the substrate surface section. n mold
- 33 field (detection node DN) used as n mold field which serves as the cathode field of a
- 34 photodiode and the source field of the read-out transistor Td, and the drain field of the
- 35 read-out transistor Td is alternatively formed in the component field of the substrate
- 36 surface section.
- 37 [0148] On the channel field of the above-mentioned read-out transistor Td, the gate
- 38 electrode (a part of read line 4) which consists of polish recon wiring through the
- insulated-gate film is formed, and the perpendicular selection line 5 and the reset line 7
- 40 which consist of polish recon wiring on the component isolation region 82 near the n
- 41 mold field of Photodiode PD are formed in abbreviation parallel.
- 42 [0149] Since phiREAD is activated and a signal charge is read on the occasion of read-
- out actuation of the gestalt of this operation when phiADRES wiring contiguous to
- Photodiode PD is "L" level, as shown in <u>drawing 8</u> (c), the potential potential in the
- 45 substrate under Photodiode PD with the joint capacity calcium which exists between
- 46 Photodiode PD and phiADRES wiring Only VCa is reduced and the stored charge QCa

1 of Photodiode PD is read.

2

6

8

9

26

[0150] On the other hand, if phiREAD is activated and a signal charge is read when

3 phiADRES wiring contiguous to Photodiode PD is "H" level, as shown in drawing 8 (d)

4 By that from which the potential potential in the substrate under Photodiode PD can pull 5 up only + VCa with the joint capacity calcium which exists between Photodiode PD and

phiADRES wiring (it becomes the diving of a noise) When a part for the stored charge

7 QCa of Photodiode PD is no longer read and the output signal of a solid state camera is

displayed on the screen of an image display device, a black signal is crushed and it

becomes an unsightly image.

[0151] Also in the solid state camera of the gestalt of implementation of the above 3rd in 10 11 addition, like the solid state camera of the gestalt of said 2nd operation Add the 3rd

12 dummy pixel line and the shift number of stages of the (2) 3 piece perpendicular selection

13 circuitries 2, 21, and 22 is made into the number of stages of the pixel line count +1 for

14 an original image pick-up. (1) -- said image pick-up field -- the 1- (3) When the driving 15

signal for driving alternatively two or more horizontal control-line groups (4, 6, 7) based

16 on the output of the perpendicular selection circuitries 2, 21, and 22 is generated by the 17

pulse selector 24. The activation period of the last stage output signal of the

18 perpendicular selection circuitry 2 chooses and drives the 1st dummy pixel line. The

19 activation period of the last stage output signal of the 2nd perpendicular selection

20 circuitry 21 chooses and drives the 2nd dummy pixel line, and the activation period of the

21 last-stage-output-signal-of the 3rd-perpendicular-selection-circuitry 22 may be constituted

22 so that the 3rd dummy pixel line may be chosen and driven.

23 [0152] Such a configuration enables it for the pulse selector 24 to always come to carry

24 out the selection drive of the pixel line per (a total of 3) respectively corresponding to

25 each output of the perpendicular shift register 2 for read-out, and two perpendicular shift

registers 21 and 22 for electronic shutters, and to prevent generating of the disk on the

27 display screen resulting from fluctuation of the read-out level by the size of a selection 28

load, since the selection load is always equal.

29 [0153] In addition, although the gestalt of said 3rd operation explained the case where

30 phiADRES wiring existed as circumference wiring which the problem of black crushing

by capacity coupling with Photodiode PD produces Since there is a possibility that the 31

32 problem of crushing (black crushing) of the black signal by capacity coupling of these

33 wiring and Photodiodes PD may arise also when phiRESET wiring or other wiring exist

34 as the above-mentioned circumference wiring What is necessary is just to control level

35 like phiADRES wiring in the gestalt of said 3rd operation also about these wiring.

36 [0154] namely, as applied voltage of circumference wiring of photodiodes PD other than

read-out gate wiring which adjoins Photodiode PD as described above By impressing the 37

38 same electrical potential difference as the activation period of signal read-out pulse

39 phiREAD at the time of signal read-out actuation, and the activation period of read-out

40 pulse phiREAD at the time of electronic shutter actuation it can come out and perform

controlling so that an excessive charge is not read from Photodiode PD by capacity 41 42 coupling of Photodiode PD and circumference wiring, and a reconstruction image

43 without the so-called black crushing is acquired.

44 [0155] In addition, this invention is applicable also to the solid state camera which has

the array of the unit cell of 2 pixels / 1 unit which is stated to the gestalt of the following 45

operation [4th] according to the gestalt of said the operation of each. 46

- 1 [0156] < Gestalt of the 4th operation > drawing 9 shows the equal circuit of the unit cell of
- 2 2 pixels / 1 unit in the magnification mold CMOS solid state camera of the gestalt of the
- 3 4th operation. Since this CMOS solid state camera can be constituted like the gestalt of
- 4 each operation mentioned above except the configuration of a unit cell, it mainly explains
- 5 the configuration of the unit cell of 2 pixels / 1 unit hereafter.
- 6 [0157] The unit cell 30 shown in <u>drawing 9</u> has two photodiodes 31a and 31b, touch-
- 7 down potential is given to each anode side, each cathode side corresponds, respectively,
- 8 and reads these two photodiodes 31a and 31b, and is connected common to the gate of
- 9 one magnification transistor 33 through Transistors (shutter gate transistor) 32a and 32b.
- The read lines 4a and 4b are connected to each gate of the two above-mentioned read-out
- 11 transistors 32a and 32b, respectively.
- 12 [0158] An end side is connected to the perpendicular signal line VLIN, the other end side
- is connected to the power-source line 9 through the perpendicular selection transistor 34
- 14 (that is, said magnification transistor 33 source follower connection), and, as for said
- magnification transistor 33, the perpendicular selection line (address line) 6 is connected
- to the gate of the above-mentioned perpendicular selection transistor 34.
- 17 [0159] Furthermore, one reset transistor 35 is connected between the gate of said
- magnification transistor 33, and the power-source line 9, and the reset line 7 is connected
- 19 to the gate of this reset transistor 35.
- 20 [0160] The unit cell of 2 pixels / 1 unit of the above-mentioned configuration is arranged
- in the shape of [2-dimensional] a matrix to an image pick-up field. And said two read
- 22 lines (1st read line 4a and 2nd read line 4b), perpendicular selection lines (address line) 6,
- and reset lines 7 are formed horizontally on an image pick-up field, and said
- 24 perpendicular signal line VLIN and the power-source line 9 are perpendicularly formed
- on the image pick-up field.
- 26 [0161] <u>Drawing 10</u> (a) shows an example of the flat-surface pattern of the unit cell of 2
- 27 pixels / 1 unit of <u>drawing 9</u>, and shows <u>drawing 10</u> (b) for the cross-section structure of
- 28 meeting the B-B line, roughly.
- 29 [0162] In drawing 10 (a) and (b), 90 is an N type silicon substrate and P wells 91 are
- 30 formed in the surface section. In the surface section of these P wells 91 The N type
- 31 impurity range 931, the cathode field of photodiode 31b of another side used as the
- 32 component isolation region (for example, LOCOS field) 92, the cathode field of one
- photodiode 31a, and the source field of one read-out transistor 32a And the N type
- impurity range 932 used as the source field of read-out transistor 32b of another side and
- 35 the SDG field (only the N type impurity range 94 which reads to drawing and serves as a
- 36 common drain of Transistors 32a and 32b is shown) of an NMOS transistor are formed
- 37 alternatively.
- 38 [0163] And silicon oxide (gate dielectric film) 95 is formed on a substrate front face, and
- 39 the field ion in plastic field 96 is formed in the bottom of the base of said LOCOS field
- 40 92.
- 41 [0164] Polish recon gate wiring whose 97 contains the gate electrode of the magnification
- 42 transistor 33 in a part, the N type impurity range where 98 becomes the drain field of the
- 43 magnification transistor 33 and the source field of the perpendicular selection transistor
- 34, and 99 are the N type impurity ranges used as the source field of the reset transistor
- 45 35.
- 46 [0165] 100 is wiring which connects the source field 99 of the reset transistor 35, the gate

- wiring 97 of the magnification transistor 33, and the common drain field of two read-out
- 2 transistors 32a and 32b.

- 3 [0166] Polish recon gate wiring whose read line 4a contains the gate electrode of read-out
- 4 transistor 32a in a part, and read line 4b consist of polish recon gate wiring which
- 5 contains the gate electrode of read-out transistor 32b in a part.
- 6 [0167] Polish recon gate wiring with which the perpendicular selection line (address line)
- 7 6 contains the gate electrode of the perpendicular selection transistor 34 in a part, and the
- 8 reset line 7 consist of polish recon gate wiring which contains the gate electrode of the
- 9 reset transistor 35 in a part.
- 10 [0168] 33a is the contact section of the source field of said magnification transistor 33,
- and the perpendicular signal line VLIN, and 34a is the contact section of the drain field of
- the above-mentioned perpendicular selection transistor 34, and the power-source line 9.
- For 97a, the contact section of the gate wiring 97 of the magnification transistor 33 and
- wiring 100 and 99a are [the contact section of the drain field of the reset transistor 35]
- and the power-source line 9 and 100a of the contact section of the source field 99 of the
- reset transistor 35 and wiring 100 and 99b] the contact sections of the above-mentioned
- wiring 100 and the common drain field of two read-out transistors 32a and 32b.
- 18 [0169] Although the basic actuation which actuation of the unit cell of 2 pixels / 1 unit of
- 19 the above-mentioned configuration operates five transistors in predetermined sequence
- compared with actuation of the unit cell of said 1 pixel / 1 unit, and reads a signal charge
- 21 from a photodiode is the same, the points which read a signal charge to timing which is
- different from two photodiodes 31a and 31b differ. That is, it is supposed that the read
- signal of "H" level is given to 1st read line 4a when reading a signal charge from one
- photodiode 31a, and the read signal of "L" level has been given to 2nd read line 4b.
- 25 Suppose that the read signal of "H" level is given to 2nd read line 4b when reading a
- signal charge from photodiode 31b of another side, and the read signal of "L" level has
- been given to 1st read line 4a.
- 28 [0170] In the CMOS solid state camera which has <the gestalt of the 5th operation>, and
- the array of a unit cell of 2 pixels / 1 unit which was described above in time By driving
- an address-line driving signal twice intermittently, as it described above, when not giving
- 31 electronic shutter ability which was described above and reading a signal charge to
- 32 timing which is different from two photodiodes 31a and 31b It becomes possible to
- prevent the problem of generating of the disk on the display screen at the time of
- displaying an output signal on the screen of an image display device.
- 35 [0171] Drawing 11 is the timing wave form chart showing an example of signal read-out
- actuation of a part of 1 field period in the CMOS solid state camera of the gestalt of the
- 37 5th operation.
- 38 [0172] In drawing 11, although phiRESET, phiADRES, phiREAD1, or phiREAD2 is a
- 39 pulse signal supplied to a selection pixel line from a pulse selector and it activates within
- 40 a horizontal blanking interval in the case of signal read-out actuation, respectively,
- 41 phiREAD1 and phiREAD2 are supplied within a different horizontal blanking interval.
- 42 [0173] Here rather than the distance of the 1st read line 4a and the address line 6 to which
- phiREAD1 is supplied Since the distance of the 2nd read line 4b and the address line 6 to
- 44 which phiREAD2 is supplied is short and the joint capacity of 2nd read line 4b and the
- 45 address line 6 is larger than the joint capacity of 1st read line 4a and the address line 6 It
- originates in the effects to the signal charge read from two photodiodes 31a and 31b,

respectively differing, and there is a possibility that the disk on the display screen at the 1 2

time of displaying an output signal on the screen of an image display device may occur.

3 [0174] However, phiADRES so that the selection control of the address line 6 of the

4 same line may be carried out twice within the horizontal blanking interval in the case of

5 signal read-out actuation Since phiADRES has "L" level, respectively when it is

- generated so that it may be in an active state twice intermittently, and reading a signal 6
- 7 charge from two photodiodes 31a and 31b, respectively The problem of generating of the
- 8 disk on the display screen which the effect of [at the time of the above-mentioned signal-
- 9 charge read-out] becomes almost equal, and was described above can be prevented.
- [0175] Moreover, this invention is applicable not only to the solid state camera of the 10
- 11 type of the gestalt of each above-mentioned implementation but the solid state camera of
- the laminating mold which carried out the laminating of the photo-electric-conversion 12
- 13 section.
- 14 [0176]
- [Effect of the Invention] According to the solid state camera of each claim subordinate to 15
- claim 1 and it, when making electronic shutter actuation perform, fluctuation of the load 16
- of the perpendicular shift register for read-out and the perpendicular shift register for 17
- electronic shutters can be prevented, the image noise of the lateral stripe generated in the 18
- display screen of an output signal can be controlled, and the clear high image of S/N can 19
- 20 be obtained.
- [0177] According to the solid state camera of each claim subordinate to claim 3 and it, 21
- 22 the good transformation child shutter actuation (continuation electronic shutter actuation)
- 23 to which the signal storage time is changed per field is realizable by distributing
- electronic shutter actuation to the shift register only for [of two pieces] electronic 24
- 25 shutters by turns per field. In this case, it can prevent that the difference of the signal
- 26 storage time arises to pixel spacing according to the merits and demerits of the signal
- storage time, and generating of image noises, such as a lateral stripe in the display screen 27
- 28 of an output signal, can be prevented.
- [0178] according to especially the solid state camera of claim 4, continuation electronic 29
- 30 shutter actuation is realizable like the solid state camera of claim 3 -- both Two dummy
- pixel lines are prepared corresponding to the perpendicular shift register only for [of two 31
- 32 pieces] electronic shutters. By always carrying out the selection drive of the three pixel
- 33 lines by which a selection control is carried out with the shift register for read-out, and
- the shift register only for [of two pieces] electronic shutters, fluctuation of the load 34
- accompanying pixel line selection is lost, and generating of the lateral stripe on the 35
- 36 display screen can be prevented.
- 37 [0179] According to the solid state camera of each claim subordinate to claim 10 and it
- Electronic shutter actuation is realizable, and also the applied voltage of circumference 38
- wiring of those other than the read-out gate contiguous to a photodiode It considers as the 39
- same electrical potential difference in both the activation period of the read-out pulse 40
- signal at the time of signal read-out actuation, and the activation period of the read-out 41
- pulse signal at the time of electronic shutter actuation. A reconstruction image without 42
- black crushing is acquired by controlling read-out of the excessive charge from the 43
- photodiode by capacity coupling with wiring. 44
- [0180] When reading stored charge from the 2-pixel optoelectric transducer in the unit 45
- cell of 2 pixels / 1 unit of an image pick-up field, respectively according to the solid state 46

camera of the claim subordinate to claim 12 and it, Since the electrical potential

- difference of other wiring which adjoins wiring which controls this read-out and exists
- around said optoelectric transducer is substantially made the same at the time of read-out
- 4 of each pixel When reading a signal charge from a 2-pixel optoelectric transducer,
- 5 respectively, the effect which the electrical potential difference of other wiring does
- becomes almost equal, and can prevent the problem of generating of the disk on the

7 display screen.

8 9

2

DESCRIPTION OF DRAWINGS

- 11 [Brief Description of the Drawings]
- 12 [Drawing 1] Drawing showing the equal circuit of the CMOS solid state camera of the
- gestalt of operation of the 1st of this invention.
- 14 [Drawing 2] Drawing showing the equal circuit of the CMOS solid state camera of the
- 15 gestalt of operation of the 2nd of this invention.
- 16 [Drawing 3] The timing chart showing signs that two perpendicular shift registers for
- electronic shutters control electronic shutter actuation by turns per field in the solid state
- 18 camera of <u>drawing 2</u>.
- 19 [Drawing 4] Drawing showing the equal circuit of the CMOS solid state camera of the
- 20 gestalt of operation of the 3rd of this invention.
- 21 [Drawing 5] The circuit diagram showing an example of the pulse selector in drawing 4.
- 22 [Drawing 6] the timing generating circuit in drawing 4, and perpendicular shift register [
- 23 of ** a 1st] the timing wave form chart showing the 3rd perpendicular shift register and
- 24 the example of a pulse selector of operation.
- 25 [Drawing 7] It is the timing wave form chart showing an example of the electronic
- shutter actuation within 1 field period in drawing 6.
- 27 [Drawing 8] Drawing showing the potential potential in the top view showing a part of
- 28 unit cell of an image pick-up field in order to explain the actuation which controls the
- 29 diving of a noise in the electronic shutter actuation shown in <u>drawing 7</u>, a sectional view,
- 30 and a substrate.
- 31 [Drawing 9] Drawing showing the equal circuit of the unit cell of 2 pixels / 1 unit in the
- 32 magnification mold CMOS solid state camera of the gestalt of operation of the 4th of this
- 33 invention.
- 34 [Drawing 10] Drawing showing roughly an example of the flat-surface pattern of the unit
- cell of 2 pixels / 1 unit of drawing 9, and an example of the cross-section structure.
- 36 [Drawing 11] The timing wave form chart showing an example of the signal read-out
- 37 actuation within 1 field period in the CMOS solid state camera of the gestalt of operation
- 38 of the 5th of this invention.
- 39 [Drawing 12] Drawing showing the equal circuit of the CMOS solid state camera of the
- 40 conventional example 1.
- 41 [Drawing 13] The timing wave form chart showing the example of the CMOS solid state
- 42 camera of drawing 12 of operation.
- 43 [Drawing 14] The timing wave form chart showing the example of the timing generating
- circuit in drawing 13, a perpendicular shift register, and a pulse selector of operation.
- 45 [Drawing 15] Drawing showing the equal circuit of the CMOS solid state camera of the
- 46 conventional example 2.

- 1 [Drawing 16] Drawing showing an example of the line selection timing of two
- 2 perpendicular shift registers in drawing 15.
- 3 [Drawing 17] in order to change the signal storage time in the solid state camera of
- 4 <u>drawing 15</u> -- the perpendicular shift register for electronic shutters -- reading -- business
- 5 -- the timing chart shown in order to explain the trouble in the case of changing the merits
- 6 and demerits of the time amount which the timing which performs line selection ahead of
- 7 a perpendicular shift register is changed, and accumulates a pixel signal.
- 8 [Description of Notations]
- 9 2 -- Perpendicular shift register for read-out,
- 10 3 -- Level shift register,
- 11 4 -- Read line,
- 12 6 -- Perpendicular selection line,
- 13 7 -- Reset line,
- 14 9 -- Power-source line,
- 15 10a -- Timing generating circuit,
- 16 21 22 -- Perpendicular shift register for electronic shutters,
- 17 23 -- Change-over control circuit,
- 18 24 -- Vertical-drive circuit (pulse selector).
- 19 PD -- Photodiode,
- 20 Ta -- Perpendicular selection transistor (line selection transistor),
- 21 Tb -- Magnification transistor,
- 22 Tc -- Reset transistor,
- 23 Td -- Read-out transistor,
- 24 TH -- Level selection transistor,
- 25 VLIN -- Perpendicular signal line,
- 26 HLIN -- Level signal line.

27 28

PRIOR ART

- [Description of the Prior Art] <u>Drawing 12</u> shows the equal circuit of the CMOS solid state camera (magnification mold CMOS image sensors) of the conventional example
- state camera (magnification mold CMOS image sensors) of the conventional example 1 equipped with the readout circuitry which a pixel signal can read for every pixel.
- 33 [0003] In drawing 12, the unit cell of 1 pixel (1 pixel) / 1 unit is arranged in the shape of
- 34 [which is two dimensions] a matrix, and is formed in the cel field (image pick-up field).
- 35 [0004] Each unit cell consists of four transistors Ta, Tb, Tc, and Td and one photodiode
- 36 PD.
- 37 [0005] Namely, the photodiode PD with which touch-down potential is given to an anode
- 38 side The read-out transistor Td by which the end side is connected to the cathode side of
- 39 Photodiode PD (shutter gate transistor), The magnification transistor Tb by which the
- 40 gate is connected to the other end side of the read-out transistor Td The reset transistor Tc
- by which the end side is connected to the gate of the perpendicular selection transistor
- 42 (line selection transistor) Ta and the magnification transistor Tb where the end side is
- connected to the end side of the magnification transistor Tb is provided.
- 44 [0006] And corresponding to each pixel line, the perpendicular selection [which was
- 45 connected common to the gate of each read-out transistor Td of the unit cell of the same
- 46 line] line 6 connected with the line 4 common to the gate of each perpendicular selection

- 1 transistor Ta of the unit cell of the same line and the reset line 7 connected common to
- 2 the gate of each reset transistor Tc of the unit cell of the same line are formed in said cel
- 3 field by reading.
- 4 [0007] Moreover, corresponding to each pixel train, the power-source line 9 connected
- 5 common to the other end [of each reset transistor Tc of the unit cell of the same train as
- 6 the perpendicular signal line VLIN connected common to the other end side of each
- 7 magnification transistor Tb of the unit cell of the same train] and other end side of each
- 8 perpendicular selection transistor Ta is formed in said cel field.
- 9 [0008] Furthermore, in the exterior by the side of the end of a cel field, two or more load
- transistors TL connected, respectively between one one end each of said perpendicular
- signal line VLIN and a touch-down node are arranged horizontally.
- 12 [0009] Moreover, in the exterior by the side of the other end of a cel field, two or more
- 13 noise canceller circuits which consisted of two transistors TSH and TCLP and two
- 14 capacitors Cc and Ct are arranged horizontally.
- 15 [0010] And two or more level selection transistors TH connected to each other end side
- of said perpendicular signal line VLIN through each above-mentioned noise canceller
- 17 circuit are arranged horizontally.
- 18 [0011] The level signal line HLIN is connected to each other end of the above-mentioned
- 19 level selection transistor TH in common, and they are a level reset transistor (not shown)
- and the output amplifying circuit AMP in this level signal line HLIN. It connects.
- 21 [0012] In addition, the transistor TSH for sample hold by which, as for said each noise
- 22 canceller circuit, the end side was connected to the other end side of the perpendicular
- 23 signal line VLIN Coupling-capacitor Cc by which the end side was connected to the other
- 24 end side of the transistor TSH for these sample hold, The capacitor Ct for charge storages
- connected between touch-down nodes the other end side of this coupling-capacitor Cc, It
- 26 is constituted by the transistor TCLP for a potential clamp connected to the connection
- 27 node of said capacitors Cc and Ct, and the end side of said level selection transistor TH is
- connected to the connection node of said capacitors Cc and Ct.
- 29 [0013] furthermore, in the exterior of a cel field Two or more perpendicular selection
- 30 lines 6 of a cel field The timing generating circuit 10 which generates various kinds of
- 31 timing signals for supplying the perpendicular shift register 2 for carrying out a selection
- 32 control in scan, and said level selection transistor TH to the level shift register 3 for
- driving in scan, said noise canceller circuit, etc., The bias generating circuit 11 for
- 34 generating predetermined bias potential at the end of the transistor TCLP for the potential
- 35 clamp of said noise canceller circuit etc., Pulse selector 2a for carrying out the selection
- 36 control of the output pulse of the above-mentioned perpendicular shift register 2, and
- driving the perpendicular selection line 6 of each line of a cel field in scan is arranged,
- 38 respectively.
- 39 [0014] Drawing 13 is the timing wave form chart showing an example of actuation of the
- solid-state image sensors shown in <u>drawing 12</u>.
- 41 [0015] Next, actuation of the solid-state image sensors of drawing 12 is explained.
- 42 referring to drawing 13.
- 43 [0016] The signal charge which photo electric conversion of the incident light of each
- photodiode PD was carried out, and it produced is accumulated into Photodiode PD.
- 45 [0017] In a horizontal blanking interval, in case the signal charge of Photodiode PD is
- read from the unit cell for a certain party, in order to choose each perpendicular signal

- line VLIN, the line selection transistor Ta for a party is first turned ON by turning ON the
- 2 signal (phiADRES pulse) of the perpendicular selection line 6 of the line for selection.
- 3 [0018] The source follower circuit which consists of a magnification transistor Tb to
- 4 which the power-source potential VDD (for example, 3.3V) is supplied through the line
- selection transistor Ta, and a load transistor TL in the unit cell for said party by this is operated.
- 7 [0019] Next, in the unit cell for said party, reference voltage is outputted to the
- 8 perpendicular signal line VLIN by turning ON the signal (phiRESET pulse) of the reset
- 9 line 7, and carrying out fixed period reset of the gate voltage of the magnification
- 10 transistor Tb at reference voltage.
- 11 [0020] However, as described above, dispersion exists in the gate potential of the reset
- 12 magnification transistor Tb, and dispersion appears also in the reset potential of the
- perpendicular signal line VLIN by the side of the other end.
- 14 [0021] Then, in order to reset dispersion in the reset potential of each perpendicular
- signal line VLIN The driving signal (phiSH pulse) of the transistor TSH for sample hold
- in a noise canceller circuit is turned ON beforehand (for example, the aforementioned
- 17 phiADRES to ON and coincidence of a pulse). After reference voltage is outputted to
- said perpendicular signal line VLIN, by making the driving signal (phiCLP pulse) of the
- 19 transistor TCLP for a potential clamp fixed time amount ON, reference voltage is set as
- 20 the connection node of the capacitors Cc and Ct of a noise canceller circuit.
- 21 [0022] Next, aforementioned phiRESET After turning off a pulse, by choosing the read
- 22 line 4 of a predetermined line and turning on the signal (phiREAD pulse), the read-out
- transistor Td is turned ON and gate potential is changed by reading the stored charge of
- 24 Photodiode PD to the gate of the magnification transistor Tb. The magnification
- 25 transistor Tb outputs the voltage signal according to the variation of gate potential to the
- 26 corresponding perpendicular signal line VLIN and a noise canceller circuit.
- 27 [0023] Then, a level effective scan term period can also accumulate the signal component
- 28 (signal level from which the noise was removed) equivalent to the difference of the
- reference voltage read as described above, and a signal level in the capacitor Ct for
- 30 charge storages by turning off phiSH pulse in a noise canceller circuit.
- 31 [0024] That is, the noise mixed in the preceding paragraph side from noise canceller
- 32 circuits, such as dispersion in the reset potential of each perpendicular signal line VLIN
- resulting from a cel field, is removed.
- 34 [0025] And phiADRES By the perpendicular selection transistor's Ta being controlled by
- 35 the OFF state, and changing a unit cell into the condition of not choosing, a cel field and
- each noise canceller circuit are electrically separated by turning OFF a pulse.
- 37 [0026] By making sequential ON the driving signal (phiH pulse) of the level selection
- transistor TH at a next horizontal effective scan period, the level selection transistor TH
- is turned on [sequential], the signal level of the connection node (signal preservation
- 40 node) of said capacitors Cc and Ct is read to the level signal line HLIN one by one, and it
- 41 is the output amplifying circuit AMP. It is amplified and outputs.
- 42 [0027] It sets in the above-mentioned actuation and is the electrical potential difference
- 43 VVLIN of the perpendicular signal line VLIN. Noise rejection actuation which becomes
- 44 the operating voltage Vm (about 1.5 V) of a source follower circuit and which was
- described in addition above is performed for every read-out actuation for every horizontal
- 46 line at a horizontal blanking interval.

- 1 [0028] Drawing 14 is the timing wave form chart showing the timing generating circuit
- 2 10 in drawing 13, the perpendicular shift register 2, and the example of pulse selector 2a
- 3 of operation.
- 4 [0029] Here, the case where the solid state camera of drawing 12 is used by 1 field = 1/
- 5 30Hz (image of 30 frames per second which make the 1 field one frame) system is
- 6 shown.
- 7 [0030] The timing generating circuit 10 operates external input pulse signal phiVR and
- 8 phiHP orthopedically in a buffer circuit, and is pulse signal phiVRR of a field period.
- 9 Pulse signal phiHPV of a level period It inputs into said perpendicular shift register 2.
- 10 [0031] The perpendicular shift register 2 is pulse signal phiVRR. Pulse signal phiHPV
- after an input clears all register outputs at the period of "L" level and makes it "L" level A
- shift action is performed, and the output pulse signal ROi (i=--, n, n+1, --) is made into
- 13 "H" level one by one, and is inputted into said pulse selector 2a.
- 14 [0032] Pulse selector 2a activates the signal (phiADRES pulse) of the perpendicular
- selection line 6, the signal (phiRESET pulse) of the reset line 7, and the signal (phiREAD
- pulse) of the read line 4, as shown in drawing 13 to each line for selection, and it scans
- 17 the line for selection.
- 18 [0033] It is each output pulse signal ROi of the perpendicular shift register 2 for the solid
- state camera of <u>drawing 12</u> to carry out the selection control of the specific line for
- selection, as described above. It outputs only once within 1 field period. That is, since
- 21 Photodiode PD performs signal read-out in the 1-field only once, the electronic shutter
- 22 actuation which controls light-receiving time amount equivalent is impossible by
- controlling the signal storage time of Photodiode PD.
- 24 [0034] On the other hand, drawing 15 shows roughly the configuration of the CMOS
- solid state camera of the conventional example 2 in which electronic shutter actuation is
- possible.
- 27 [0035] This solid state camera For example, the image pick-up field 14 where the pixel
- cel 13 constituted as shown in <u>drawing 12</u> has been arranged two-dimensional in the
- shape of a matrix (photo-electric-conversion section). Two or more perpendicular signal
- 30 lines VLIN formed in the direction of a pixel train of said image pick-up field 14 Two or
- 31 more perpendicular selection lines 6 for read-out control for controlling to be formed in
- 32 the pixel line writing direction of said image pick-up field 14, and to read the photo-
- 33 electric-conversion signal of each pixel cel 13 to said two or more perpendicular signal
- 34 lines VLIN per pixel line, The 1st perpendicular selection circuitry 2 for carrying out a
- 35 selection control in scan to the timing of read-out of said two or more perpendicular
- 36 selection lines 6 for read-out control (perpendicular shift register for read-out), The level
- 37 selection transistor TH for choosing said perpendicular signal line VLIN, The level
- 38 selection circuitry 3 for carrying out the selection control of said level selection transistor
- 39 (level selection shift register), Output amplifying circuit AMP for outputting the signal
- 40 read to the level signal line HLIN and said level signal line HLIN for reading the signal
- of said perpendicular signal line VLIN chosen with said level selection shift register 3 It
- 42 provides.
- 43 [0036] In addition, especially the point equipped with a load transistor as shown in
- 44 drawing 12, a noise canceller circuit, etc. around the image pick-up field 14 although not
- 45 illustrated is the same as that of the CMOS solid state camera of an example 1.
- 46 [0037] Furthermore, the vertical-drive circuit (not shown) which generates the driving

- signal for driving alternatively said two or more perpendicular selection lines 6 for read-
- 2 out control based on the output of the 2nd perpendicular selection circuitry (perpendicular
- 3 shift register for electronic shutters) 15 for carrying out a selection control in scan and
- 4 said 1st perpendicular selection circuitry and the output of the 2nd perpendicular
- 5 selection circuitry to the timing of signal are recording of said two or more perpendicular
- 6 selection lines 6 for read-out control is provided.
- 7 [0038] That is, the perpendicular shift register 15 for electronic shutters is formed
- 8 independently [the perpendicular shift register 2 for read-out], and it is constituted so
- 9 that this perpendicular shift register 15 for electronic shutters as well as the perpendicular
- shift register 2 for read-out may scan the line for selection to predetermined timing.
- 11 [0039] Thereby, the perpendicular shift register 2 for read-out and the perpendicular shift
- 12 register 15 for electronic shutters enable it to carry out the selection control of the
- specific line for selection to 2 times of timing within 1 field period.
- 14 [0040] Therefore, when the perpendicular shift register 15 for electronic shutters carries
- out the selection control of the line for selection and starts are recording of a pixel signal
- before the twist from which the perpendicular shift register 2 for read-out carries out the
- selection control of the line for selection, and reads a pixel signal to the perpendicular
- 18 signal line VLIN, the electronic shutter actuation which controls light-receiving time
- 19 amount equivalent is attained.
- 20 [0041] By the way, the CMOS solid state camera of drawing 15 which has one
- 21 perpendicular shift register 2 for read-out and one perpendicular shift register 15 for
- 22 electronic shutters which were described above For example, when making the good
- transformation child shutter actuation to which light-receiving time amount is changed
- 24 equivalent by changing the signal storage time automatically according to the output level
- of a photo sensor perform There is a problem of the difference of the signal storage time
- arising to pixel spacing, or changing the load of two perpendicular shift registers 2 and 15
- 27 to it according to the merits and demerits of the signal storage time.
- 28 [0042] This problem is explained below.
- 29 [0043] Drawing 16 shows an example in case the line selection timing of two
- perpendicular shift registers 2 and 15 in drawing 15 is immobilization.
- 31 [0044] As shown in drawing 16, the timing to which the perpendicular shift register 15
- for electronic shutters performs line selection ahead of the perpendicular shift register 2
- 33 for read-out is being fixed, that is, the two above-mentioned perpendicular shift registers
- 34 2 and 15 of the time difference which performs line selection are always fixed.
- 35 [0045] Thus, when the line selection timing of two perpendicular shift registers 2 and 15
- is immobilization, the perpendicular shift register 2 for read-out and the perpendicular
- 37 shift register 15 for electronic shutters begin selection of return and the following frame
- 38 to the first rank again, after it begins selection of a certain frame and the shift action from
- the first rank to a tail end (that is, the number of pixels of the perpendicular direction of a
- 40 solid state camera) finishes.
- 41 [0046] Therefore, the solid state camera of drawing 15 has the problem of the difference
- 42 of the signal storage time arising to pixel spacing, or changing the load of two
- 43 perpendicular shift registers 2 and 15 to it according to the merits and demerits of the
- signal storage time, when making the good transformation child shutter actuation to
- 45 which light-receiving time amount is changed equivalent by changing the signal storage
- 46 time automatically according to the output level of a photo sensor perform.

- 1 [0047] Here, said problem is stated to a detail, referring to <u>drawing 17</u> about the case
- 2 where the merits and demerits of the time amount in which the perpendicular shift
- 3 register 15 for electronic shutters changes the timing (timing of an electronic shutter)
- 4 which performs line selection ahead of the perpendicular shift register 2 for read-out, and
- 5 accumulates a pixel signal as concrete technique for changing the signal storage time are
- 6 changed.
- 7 [0048] In drawing 17, a read-out control pulse is a signal which makes the shift action of
- 8 the perpendicular shift register 2 for read-out start, and a good transformation child
- 9 shutter control pulse is a signal which makes the shift action of the perpendicular shift
- 10 register 15 for electronic shutters start.
- 11 [0049] (1) After starting the shift action of the perpendicular shift register 15 for
- electronic shutters by the control pulse of the electronic shutter generated to the timing t1
- in <u>drawing 17</u> on the occasion of selection of the 1st frame, before the shift action to a tail
- end finishes (before choosing all pixel lines), in order to choose the 2nd frame to the
- timing t3 in drawing 17, suppose that the electronic shutter pulse occurred. In this case,
- the perpendicular shift register 15 for electronic shutters is reset to the above-mentioned
- timing t3, and starts a shift action (line selection) from the first rank again.
- 18 [0050] Thereby, in case [at which it generated to the timing t2 in drawing 17] it reads,
- and the shift action of the perpendicular shift register 2 for read-out begins by the control
- 20 pulse and said 1st frame is read, the difference of the signal storage time arises in the
- 21 pixel line by which selection assignment was not carried out with the pixel line by which
- selection assignment was carried out with the perpendicular shift register 15 for
- electronic shutters which the shift action started to said timing t1.
- 24 [0051] Thus, if the difference of the signal storage time arises, when a read-out output
- level is changed depending on the location of a pixel line and displays the output signal
- of a solid state camera on the screen of an image display device, it will become the cause
- which image noises, such as a lateral stripe, generate.
- [0052] (2) in the timing t4 in drawing 17, the shift action began to the selection line and
- said timing t2 of the perpendicular shift register 15 for electronic shutters which the shift
- 30 action started to said timing t3 -- reading -- business -- since a total of two pixel lines of
- 31 the selection line of the perpendicular shift register 2 are chosen, these two pixel lines
- serve as a load of two perpendicular shift registers 2 and 15.
- 33 [0053] on the other hand, in the timing t6 in drawing 17, the selection line by the
- 34 perpendicular shift register 15 for electronic shutters which the shift action started to said
- 35 timing t3 did not already exist, but the shift action started it to the timing t5 in drawing 17
- 36 -- reading -- business -- since one pixel line is chosen with the perpendicular shift register
- 37 2, this one pixel line serves as a load of two perpendicular shift registers 2 and 15.
- 38 [0054] Thus, if the load of two perpendicular shift registers 2 and 15 is changed
- depending on electronic shutter timing, the voltage variation of power-source Rhine of a
- 40 solid state camera is imitated, and it comes, and when the output signal of a solid state
- 41 camera is displayed on the screen of an image display device, a lateral stripe will be
- 42 generated, and it will become the cause which worsens image quality notably.
- 43 [0055] In addition, the problem of the difference of the signal storage time arising to
- pixel spacing, or changing the load of two perpendicular shift registers 2 and 15 to it
- 45 according to the merits and demerits of the signal storage time which was described

- 1 above is produced not only the solid state camera of a CMOS mold but when making the
- 2 solid state camera of a CCD mold perform good transformation child shutter actuation.

PAT-NO:

JP02000224492A

DOCUMENT-IDENTIFIER: JP 2000224492 A

TITLE:

SOLID-STATE IMAGE PICKUP DEVICE

PUBN-DATE:

August 11, 2000 /

INVENTOR-INFORMATION:

NAME ____ COUNTRY EGAWA, YOSHITAKA N/AENDO, YUKIO N/AOSAWA, SHINJI N/ATANAKA, YORIKO N/AARAKAWA, TAKESHI N/ATOMIZAWA, YOSHIYUKI N/AHOSHINO, MAKOTO N/A

ASSIGNEE-INFORMATION:

TOSHIBA AVE CO LTD

TOSHIBA CORP

COUNTRY

N/A

N/A

APPL-NO:

JP11021311

APPL-DATE:

January 29, 1999

INT-CL (IPC): H04N005/335, H01L027/146

ABSTRACT:

PROBLEM TO BE SOLVED: To provide a solid-state image pickup device capable of preventing the fluctuation of the loads of a vertical shift register for read and the vertical shift register for an electronic shutter in the case of performing an electronic shutter operation and preventing the generation of image noise such as horizontal stripes on the display screen of output signals.

SOLUTION: This device is provided with an image pickup area where a unit cell provided with a photodiode PD to be a pixel is two-dimensionally arranged, plural read lines 4 for driving the read transistor Td of each pixel row, plural vertical selection lines 6 for driving the vertical selection transistor Ta of each of the pixel rows, a vertical driving circuit 24 for selectively driving the plural read lines 4 and selectively driving the plural vertical selection lines 6, plural vertical signal lines VLIN for outputting signals from each unit cell of the successively driven pixel rows and row selection circuits 2, 21 and 22 for controlling the vertical driving circuit so as to successively drive the read transistor Td of each pixel two times at a desired signal storage timing and a signal read timing and to drive the vertical selection transistor Ta of the pixel row at the signal read timing.

COPYRIGHT: (C) 2000, JPO

(19)日本国特許庁(J P)

(12) 公開特許公報(A)

(11)特許出顧公開番号 特開2000-224492 (P2000-224492A)

(43)公開日 平成12年8月11日(2000.8.11)

(51) Int.Cl.7

識別記号

FΙ

テーマコート*(参考)

H 0 4 N 5/335

H01L 27/146

H 0 4 N 5/335

Q 4M118

H01L 27/14

A 5C024

審査請求 未請求 請求項の数13 OL (全 20 頁)


(21)出願番号	特願平11-21311	(71)出顧人 (000221029
			東芝エー・ブイ・イー株式会社
(22) 出顧日	平成11年1月29日(1999.1.29)]	東京都港区新橋3丁目3番9号
		(71)出顧人 (000003078
			株式会社東芝
			神奈川県川崎市幸区堀川町72番地
		(72)発明者	江川 佳孝
			神奈川県川崎市幸区堀川町580番1号 株
			式会社東芝半導体システム技術センター内
		(74)代理人	100058479
			弁理士 鈴江、武彦 (外6名)
			最終頁に続く

(54) 【発明の名称】 固体操像装置

(57)【要約】

【課題】固体撮像装置の可変 (連続) 電子シャッタ動作 を実現する。

【解決手段】画素となるフォトダイオードPDを有する単位セルが二次元的に配置された撮像領域と、各画素行の読み出しトランジスタTdを駆動するための複数本の読取り線4と、各画素行の垂直選択トランジスタTaを駆動するための複数本の垂直選択線6と、複数本の読取り線を選択的に駆動し、複数本の垂直選択線を選択的に駆動する垂直駆動回路24と、順次駆動された画素行の各単位セルから信号が出力する複数の垂直信号線VLINと、各画素行の読み出しトランジスタを所望の信号蓄積タイミングおよび信号読み出しタイミングで画素行の垂直選択トランジスタを駆動させるように垂直駆動回路を制御する行選択回路2,21,22 を具備する。



【特許請求の範囲】

【請求項1】 画素に対する入射光を光電変換して電荷を蓄積する光電変換手段、蓄積した電荷を検出部に読み出す読み出し手段、読み出された電荷を増幅する増幅手段、前記検出部の電荷をリセットするためのリセット手段および前記増幅手段から信号を出力させる垂直選択手段を有する単位セルが半導体基板上に二次元的に配置されてなり、複数の信号読み出し用の画素行および少なくとも2つのダミー画素行を有する撮像領域と、

前記撮像領域における各画素行に対応して水平方向に設 10 けられ、それぞれ対応する画素行の単位セルの各読み出 し手段を駆動するための読み出し駆動信号を伝送するた めの複数本の読取り線と、

前記撮像領域における各画素行に対応して水平方向に設けられ、それぞれ対応する画素行の単位セルの各垂直選択手段を駆動するための行選択駆動信号を伝送するための複数本の垂直選択線と、

前記複数本の読取り線に読み出し駆動信号を選択的に供給して前記読み出し手段を駆動するともに、前記複数本の垂直選択線に行選択駆動信号を選択的に供給して前記 20 垂直選択手段を駆動するための垂直駆動手段と、

前記撮像領域における各画素行の読み出し手段を所望の 信号蓄積タイミングおよび信号読み出しタイミングで順 次に2回駆動させるように前記垂直駆動手段を制御する 行選択手段と、

前記撮像領域における各画素列に対応して設けられ、前 記垂直駆動手段により順次駆動された画素行の各単位セ ルからそれぞれ出力される信号を垂直方向に伝送するた めの複数の垂直信号線とを具備し、

前記行選択手段は、

前記垂直駆動手段により前記複数の信号読み出し用の画素行の単位セルからの信号読み出しを制御した後、前記2つのダミー画素行のうちの第1のダミー画素行を駆動させるように選択制御し、前記垂直駆動手段により前記複数の信号読み出し用の画素行の単位セルにおける信号蓄積を制御した後、前記前記2つのダミー画素行のうちの第2のダミー画素行を駆動させるように選択制御することを特徴とする固体撮像装置。

【請求項2】 請求項1記載の固体撮像装置において、 前記行選択手段は、

前記単位セルにおける信号蓄積の開始期間を制御するための電子シャッタ用のシフトレジスタと、

前記単位セルからの信号読み出しの開始期間を制御する ための読み出し用のシフトレジスタを有し、

前記第1のダミー画素行は、前記読み出し用のシフトレジスタにより選択制御され、前記第2のダミー画素行は、前記電子シャッタ用のシフトレジスタにより選択制御されることを特徴とする固体撮像装置。

【請求項3】 画素に対する入射光を光電変換して電荷 み出しタイミングに対する信号蓄積タイミングを相対 を蓄積する光電変換手段、蓄積した電荷を検出部に読み 50 に異ならせて前記読み出し手段を駆動させるものであ

出す読み出し手段、読み出された電荷を増幅する増幅手段、前記検出部の電荷をリセットするためのリセット手段および前記増幅手段から信号を出力させる垂直選択手段を有する単位セルが半導体基板上に二次元的に配置されてなり、複数の画素行を有する撮像領域と、

前記撮像領域における各画素行に対応して水平方向に設けられ、それぞれ対応する画素行の単位セルの各読み出し手段を駆動するための読み出し駆動信号を伝送するための複数本の読取り線と、

0 前記撮像領域における各画素行に対応して水平方向に設けられ、それぞれ対応する画素行の単位セルの各垂直選択手段を駆動するための行選択駆動信号を伝送するための複数本の垂直選択線と、

前記複数本の読取り線に読み出し駆動信号を選択的に供給して前記読み出し手段を駆動するともに、前記複数本の垂直選択線に行選択駆動信号を選択的に供給して前記垂直選択手段を駆動するための垂直駆動手段と、

前記撮像領域における各画素行の読み出し手段を所望の 信号蓄積タイミングおよび信号読み出しタイミングで順 0一次に2回駆動させるように前記垂直駆動手段を制御する 行選択手段と、

前記撮像領域における各画素列に対応して設けられ、前 記垂直駆動手段により順次駆動された画素行の各単位セ ルからそれぞれ出力される信号を垂直方向に伝送するた めの複数の垂直信号線とを具備し、

前記行選択手段は、

前記垂直駆動手段により前記信号読み出しタイミングで前記各画素行の読み出し手段を駆動させる第1の手段と、前記垂直駆動手段により前記信号蓄積タイミングで 前記各画素行の読み出し手段を駆動させる少なくとも2個の第2の手段とを具備することを特徴とする固体撮像装置。

【請求項4】 請求項3記載の固体撮像装置において、前記撮像領域は、信号読み出し用の前記複数の画素行のほかに少なくとも3本のダミー画素行をさらに具備し、前記行選択手段は、前記第1の手段により前記ダミー画素行のうちの1つのダミー画素行を駆動させ、前記2個の第2の手段により前記ダミー画素行のうちの他の2つのダミー画素行を駆動させることを特徴とする固体撮像 数置。

【請求項5】 請求項3または4記載の固体撮像装置において、

前記行選択手段は、各画素行の信号読み出しタイミングの周期に対応する1フィールド単位で1フィールド周期の期間内における信号蓄積タイミングを変化させることを特徴とする固体撮像装置。

【請求項6】 請求項5記載の固体撮像装置において、前記少なくとも2個の第2の手段は、互いに前記信号読み出しタイミングに対する信号蓄積タイミングを相対的に異ならせて前記読み出し手段を駆動させるものであ

り、前記第2の手段による前記垂直駆動手段の制御動作が1フィールド毎に交互に切換えられることを特徴とする固体最像装置。

【請求項7】 請求項5記載の固体撮像装置において、前記行選択手段の第1の手段は、前記単位セルからの信号読み出しの開始期間を制御するための読み出し用のシフトレジスタを具備し、

前記行選択手段の第2の手段は、第1のフィールド期間での前記単位セルにおける信号蓄積の開始期間を制御するための第1の電子シャッタ用のシフトレジスタおよび 10前記第1のフィールド期間と交互に繰り返される第2のフィールド期間での前記単位セルにおける信号蓄積の開始期間を制御するための第2の電子シャッタ用のシフトレジスタを具備することを特徴とする固体撮像装置。

【請求項8】 請求項1乃至7のいずれか1つに記載の 固体撮像装置において、

前記行選択手段は、前記撮像領域における各画素行の読み出し手段を2回駆動させる際、前記光電変換手段の周辺で前記読取り線に隣接する他の配線の電圧を前記2回の駆動時とも実質的に同一にするように前記垂直駆動手 20日 段を制御することを特徴とする固体撮像装置。

【請求項9】 請求項8記載の固体撮像装置において、前記読取り線に隣接する他の配線は、前記垂直選択線であることを特徴とする固体撮像装置。

【請求項10】 半導体基板上の撮像領域に二次元的に 配置された単位セルの光電変換素子から蓄積電荷を読み 出す際、この読み出しを制御する配線を所望の信号蓄積 タイミングおよび信号読み出しタイミングで順次に2回 駆動させ、前記信号読み出しタイミングで読み出された 信号を出力させる電子シャッタ動作を行う固体撮像装置 において、

前記読み出しを制御する配線に隣接し、前記光電変換素子の周辺に存在する他の配線の電圧を前記信号蓄積タイミングと信号読み出しタイミングとで実質的に同一にすることを特徴とする固体撮像装置。

【請求項11】 請求項1乃至10のいずれか1つに記載の固体撮像装置において、

前記単位セルは、

アノード側に接地電位が与えられる1個のフォトダイオードと、

前記1個のフォトダイオードのカソード側に一端側が接続され、ゲートに読取り線が接続された1個の読み出しトランジスタと、

前記読み出しトランジスタの他端側にゲートが接続され、一端側に垂直信号線が接続された1個の増幅トラン ジスタと、

前記増幅トランジスタの他端側に一端側が接続され、ゲートには垂直選択線が接続された1個の垂直選択トランジスタと、

前記垂直選択トランジスタの他端側に接続された1本の 50 元の行列状に配置されて形成されている。

電源線と、

前記増幅トランジスタのゲートと前記電源線との間に接続され、ゲートにはリセット線が接続された1個のリセットトランジスタとを具備し、前記1個のフォトダイオードが1つの画素に対応することを特徴とする固体撮像装置。

【請求項12】 2画素/1ユニットの単位セルが半導体基板上に二次元的に配置されてなる撮像領域を有する 固体撮像装置において、

前記撮像領域の単位セルにおける2画素の光電変換素子からそれぞれ蓄積電荷を読み出す際、この読み出しを制御する配線に隣接し、前記光電変換素子の周辺に存在する他の配線の電圧を各画素の読み出し時で実質的に同一にすることを特徴とする固体撮像装置。

【請求項13】 請求項1乃至12のいずれか1つに記載の固体撮像装置において、

前記単位セルは、

各アノード側に接地電位が与えられる 2個のフォトダイ オードと

20 前記2個のフォトダイオードの各カソード側にそれぞれ 対応して各一端側が接続され、各ゲートに2本の読取り 線がそれぞれ対応して接続された2個の読み出しトラン ジスタと、

前記2個の読み出しトランジスタの各他端側に共通にゲートが接続され、一端側に垂直信号線が接続された1個の増幅トランジスタと、

前記増幅トランジスタの他端側に一端側が接続され、ゲートには前記垂直選択線が接続された1個の垂直選択トランジスタと、

信号を出力させる電子シャッタ動作を行う固体撮像装置 30 前記垂直選択トランジスタの他端側に接続された1本の において 電源線と

> 前記増幅トランジスタのゲートと前記電源線との間に接 続され、ゲートにはリセット線が接続された1個のリセ ットトランジスタを具備し、

> 前記2個のフォトダイオードが2つの画素に対応することを特徴とする固体撮像装置。

【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明は、固体撮像装置に係り、特に固体撮像装置の可変電子シャッタ制御回路および画素信号読み出し制御回路に関するもので、例えばビデオカメラ、電子スティールカメラなどに使用される。 【0002】

【従来の技術】図12は、1画素毎に画素信号の読み出しが可能な読み出し回路を備えた従来例1のCMOS固体撮像装置(増幅型CMOSイメージセンサ)の等価回路を示している。

【0003】図12において、セル領域(撮像領域)には1ピクセル(1画素)/1ユニットの単位セルが二次元の行列状で列署されて形成されている

【0004】各単位セルは、例えば4個のトランジスタ Ta、Tb、Tc、Tdと、1個のフォトダイオードP Dから構成される。

【0005】即ち、アノード側に接地電位が与えられる フォトダイオードPDと、フォトダイオードPDのカソ ード側に一端側が接続されている読み出しトランジスタ (シャッタゲートトランジスタ) Tdと、読み出しトラ ンジスタTdの他端側にゲートが接続されている増幅ト ランジスタTbと、増幅トランジスタTbの一端側に一 端側が接続されている垂直選択トランジスタ(行選択ト 10 ランジスタ) Taと、増幅トランジスタTbのゲートに 一端側が接続されているリセットトランジスタTcとを 具備する。

【0006】そして、前記セル領域には、各画素行に対 応して、同一行の単位セルの各読み出しトランジスタT dのゲートに共通に接続された読取り線4と、同一行の 単位セルの各垂直選択トランジスタTaのゲートに共通 に接続された垂直選択線6と、同一行の単位セルの各リ セットトランジスタTcのゲートに共通に接続されたリ セット線7が形成されている。

【0007】また、前記セル領域には、各画素列に対応 して、同一列の単位セルの各増幅トランジスタTbの他 端側に共通に接続された垂直信号線VLINと、同一列の単 位セルの各リセットトランジスタTcの他端側および各 垂直選択トランジスタTaの他端側に共通に接続された 電源線9が形成されている。

【0008】さらに、セル領域の一端側の外部には、前 記垂直信号線VLINの各一端側と接地ノードとの間にそれ ぞれ接続された複数の負荷トランジスタTLが水平方向 に配置されている。

【0009】また、セル領域の他端側の外部には、例え ば2個のトランジスタTSH、TCLPと2個のコンデンサC c、Ctから構成された複数のノイズキャンセラ回路が 水平方向に配置されている。

【0010】そして、上記各ノイズキャンセラ回路を介 して前記垂直信号線VLINの各他端側に接続された複数の 水平選択トランジスタTHが水平方向に配置されてい る。

【0011】上記水平選択トランジスタTHの各他端に 共通に水平信号線ILINが接続されており、この水平信号 40 線HLINには水平リセットトランジスタ(図示せず)およ び出力増幅回路AMP が接続されている。

【0012】なお、前記各ノイズキャンセラ回路は、垂 直信号線VLINの他端側に一端側が接続されたサンプルホ ールド用のトランジスタTSHと、このサンプルホールド 用のトランジスタTSHの他端側に一端側が接続された結 合コンデンサCcと、この結合コンデンサCcの他端側 と接地ノードとの間に接続された電荷蓄積用のコンデン サCtと、前記コンデンサCc、Ctの接続ノードに接 続された電位クランプ用のトランジスタTCLPとにより構 50 することにより、ノイズキャンセラ回路のコンデンサC

成されており、前記コンデンサCc、Ctの接続ノード に前記水平選択トランジスタTHの一端側が接続されて

【0013】さらに、セル領域の外部には、セル領域の 複数の垂直選択線6を走査的に選択制御するための垂直 シフトレジスタ2、前記水平選択トランジスタTHを走 査的に駆動するための水平シフトレジスタ3、前記ノイ ズキャンセラ回路などに供給するための各種のタイミン グ信号を発生するタイミング発生回路10と、前記ノイ ズキャンセラ回路の電位クランプ用のトランジスタTCLP の一端などに所定のバイアス電位を発生するためのバイ アス発生回路11と、上記垂直シフトレジスタ2の出力 パルスを選択制御してセル領域の各行の垂直選択線6を 走査的に駆動するためのパルスセレクタ2aとがそれぞ れ配置されている。

【0014】図13は、図12に示した固体イメージセ ンサの動作の一例を示すタイミング波形図である。

【0015】次に、図13を参照しながら、図12の固 体イメージセンサの動作を説明する。

【0016】各フォトダイオードPDの入射光が光電変 換されて生じた信号電荷はフォトダイオードPD内に蓄 積される。

【0017】水平帰線期間において、ある一行分の単位 セルからフォトダイオードPDの信号電荷を読み出す 際、まず、各垂直信号線VLINを選択するために、選択対 象行の垂直選択線6の信号(φADRES パルス)をオンに することにより一行分の行選択トランジスタTaをオン にする。

【0018】これにより、前記一行分の単位セルにおい 30 て、行選択トランジスタTaを介して電源電位VDD(例 えば3.3V)が供給される増幅トランジスタTbと負 荷トランジスタTLからなるソースフォロワ回路を動作 させる。

【0019】次に、前記一行分の単位セルにおいて、リ セット線7の信号(øRESET パルス)をオンにし、増幅 トランジスタTbのゲート電圧を基準電圧に一定期間リ セットすることにより、垂直信号線VLINに基準電圧を出 力する。

【0020】しかし、前記したようにリセットされた増 幅トランジスタTbのゲート電位にはばらつきが存在 し、その他端側の垂直信号線VLINのリセット電位にもば らつきが現われる。

【0021】そこで、各垂直信号線VLINのリセット電位 のばらつきをリセットするために、予め(例えば前記す ADRES パルスのオンと同時に) ノイズキャンセラ回路に おけるサンプルホールド用トランジスタTSHの駆動信号 (φSHパルス)をオンにしておき、前記垂直信号線VLIN に基準電圧が出力された後に電位クランプ用のトランジ スタTCLPの駆動信号(φCLP パルス)を一定時間オンに 10

c、Ctの接続ノードに基準電圧を設定する。

【0022】次に、前記ゆRESET パルスをオフした後、 所定行の読取り線4を選択してその信号(ゆREADパル ス)をオンすることにより、読み出しトランジスタTd をオンにし、フォトダイオードPDの蓄積電荷を増幅ト ランジスタTbのゲートに読み出すことによりゲート電位を変化させる。増幅トランジスタTbは、ゲート電位 の変化量に応じた電圧信号を対応する垂直信号線VLINお よびノイズキャンセラ回路に出力する。

【0023】この後、ノイズキャンセラ回路におけるゆ SPパルスをオフすることにより、前記したように読み出された基準電圧と信号電圧の差分に相当する信号成分 (ノイズが除去された信号電圧)を電荷蓄積用のコンデンサC tに水平有効走査期間中も蓄積することができる。

【0024】つまり、セル領域に起因する各垂直信号線 VLINのリセット電位のばらつきなどのノイズキャンセラ 回路より前段側に混入したノイズは除去される。

【0025】そして、φADRES パルスをオフにすることにより垂直選択トランジスタTaがオフ状態に制御され 20 て単位セルが非選択状態にされることにより、セル領域と各ノイズキャンセラ回路とが電気的に分離される。

【0026】この後の水平有効走査期間に水平選択トランジスタTHの駆動信号(めHパルス)を順次オンにすることにより、水平選択トランジスタTHが順次オンになり、前記コンデンサCc、Ctの接続ノード(信号保存ノード)の信号電圧が水平信号線ILLINに順次読み出され、出力増幅回路AMPにより増幅されて出力する。

【0027】上記動作において、垂直信号線VLINの電圧 VVLIN は、水平帰線期間にはソースホロワ回路の動作電 30 圧Vm(約1.5V)になる

なお、前記したノイズ除去動作は1水平線毎の読み出し 動作毎に行われる。

【0028】図14は、図13中のタイミング発生回路 10、垂直シフトレジスタ2およびパルスセレクタ2a の動作例を示すタイミング波形図である。

【0029】ここでは、図12の固体撮像装置が1フィールド=1/30Hz(1フィールドを1フレームとする30フレーム/秒の画像)のシステムで使用される場合を示している。

【0030】タイミング発生回路10は、外部入力パルス信号 ø VRと ø HPをバッファ回路で整形し、フィールド周期のパルス信号 ø VRRと水平周期のパルス信号 ø HPVを前記垂直シフトレジスタ2へ入力する。

【 O O 3 1 】 垂直シフトレジスタ2は、パルス信号 ø VR R 入力が "L" レベルの期間にレジスタ出力を全てクリアして "L" レベルにした後、パルス信号 ø HPV によりシフト動作を行って出力パルス信号ROi (i=···,n,n+1, ···) を順次 "H" レベルにし、前記パルスセレクタ2 a に入力する。

【0032】パルスセレクタ2aは、各選択対象行に対して垂直選択線6の信号(ϕ ADRESパルス)、リセット線7の信号(ϕ RESET パルス)、読取り線4の信号(ϕ READパルス)を図13に示したように活性化し、選択対象行を走査する。

【0033】上記したように、図12の固体撮像装置は、特定の選択対象行を選択制御するための垂直シフトレジスタ2の各出力パルス信号ROiを、1フィールド期間内に1回しか出力しない。即ち、フォトダイオードPDは、1フィールドに1回しか信号読み出しを行わないので、フォトダイオードPDの信号蓄積時間を制御することによって等価的に受光時間を制御する電子シャッタ動作は不可能である。

【0034】一方、図15は、電子シャッタ動作が可能 な従来例2のCMOS固体撮像装置の構成を概略的に示 している

【0035】この固体撮像装置は、例えば図12に示し たように構成される画素セル13が行列状に二次元的に 配置された撮像領域(光電変換部)14と、前記撮像領 城14の画素列方向に形成された複数の垂直信号線VLIN と、前記撮像領域14の画素行方向に形成され、画素行 単位で各画素セル13の光電変換信号を前記複数の垂直 信号線VLINに読み出すように制御するための複数の読み 出し制御用垂直選択線6と、前記複数の読み出し制御用 垂直選択線6を読み出しのタイミングで走査的に選択制 御するための第1の垂直選択回路 (読み出し用垂直シフ トレジスタ) 2と、前記垂直信号線VLINを選択するため の水平選択トランジスタTHと、前記水平選択トランジ スタを選択制御するための水平選択回路 (水平選択シフ トレジスタ) 3と、前記水平選択シフトレジスタ3によ り選択された前記垂直信号線VLINの信号を読み出すため の水平信号線LLINと、前記水平信号線LLINに読み出され た信号を出力するための出力増幅回路AMP とを具備して

【0036】なお、特に図示していないが、図12に示されるような負荷トランジスタやノイズキャンセラ回路などを撮像領域14の周辺に備える点は、実施例1のCMOS固体撮像装置と同様である。

【0037】さらに、前記複数の読み出し制御用垂直選 40 択線6を信号蓄積のタイミングで走査的に選択制御する ための第2の垂直選択回路(電子シャッタ用垂直シフト レジスタ)15と、前記第1の垂直選択回路の出力およ び第2の垂直選択回路の出力に基づいて前記複数の読み 出し制御用垂直選択線6を選択的に駆動するための駆動 信号を生成する垂直駆動回路(図示せず)とを具備す る。

【0038】即ち、読み出し用の垂直シフトレジスタ2 とは別に電子シャッタ用の垂直シフトレジスタ15が設 けられており、この電子シャッタ用垂直シフトレジスタ 50 15も所定のタイミングで読み出し用垂直シフトレジス

タ2と同様に選択対象行を走査するように構成されてい る。

【0039】これにより、読み出し用の垂直シフトレジ スタ2および電子シャッタ用垂直シフトレジスタ15に より、1フィールド期間内に2回のタイミングで特定の 選択対象行を選択制御することが可能になる。

【0040】したがって、読み出し用垂直シフトレジス タ2が選択対象行を選択制御して画素信号を垂直信号線 VLINに読み出すより前に、電子シャッタ用垂直シフトレ ジスタ15が選択対象行を選択制御して画素信号の蓄積 10 を開始することにより、等価的に受光時間を制御する電 子シャッタ動作が可能になる。

【0041】ところで、上記したような1個の読み出し 用垂直シフトレジスタ2および1個の電子シャッタ用垂 直シフトレジスタ15を有する図15のCMOS間体撮 像装置は、例えば受光センサの出力レベルに応じて自動 的に信号蓄積時間を変化させることによって等価的に受 光時間を変化させる可変電子シャッタ動作を行わせる場 合に、信号蓄積時間の長短に応じて画素行間に信号蓄積 時間の差が生じたり、2つの垂直シフトレジスタ2、1 20 5の負荷が変動するという問題がある。

【0042】この問題について、以下に説明する。

【0043】図16は、図15中の2つの垂直シフトレ ジスタ2、15の行選択タイミングが固定である場合の 一例を示す。

【0044】図16に示すように、電子シャッタ用垂直 シフトレジスタ15が読み出し用垂直シフトレジスタ2 よりも先に行選択を行うタイミングが固定されている、 つまり、上記2つの垂直シフトレジスタ2、15が行選 択を行う時間差は常に一定である。

【0045】このように2つの垂直シフトレジスタ2、 15の行選択タイミングが固定であった場合には、読み 出し用垂直シフトレジスタ2および電子シャッタ用垂直 シフトレジスタ15は、あるフレームの選択を始めて初 段から終段まで(つまり、固体撮像装置の垂直方向の画 素数)のシフト動作が終わると再び初段に戻り、次のフ レームの選択を始める。

【0046】したがって、図15の固体撮像装置は、例 えば受光センサの出力レベルに応じて自動的に信号蓄積 時間を変化させることによって等価的に受光時間を変化 40 させる可変電子シャッタ動作を行わせる場合に、信号蓄 積時間の長短に応じて画素行間に信号蓄積時間の差が生 じたり、2つの垂直シフトレジスタ2、15の負荷が変 動するという問題がある。

【0047】ここで、信号蓄積時間を変化させるための 具体的な手法として、電子シャッタ用垂直シフトレジス タ15が読み出し用垂直シフトレジスタ2よりも先に行 選択を行うタイミング (電子シャッタのタイミング)を 変化させて画素信号の蓄積を行う時間の長短を変化させ る場合について、図17を参照しながら前記問題につい 50 問題は、CMOS型の固体撮像装置に限らず、CCD型

て詳細に述べる。

【0048】図17において、読み出し制御パルスは読 み出し用垂直シフトレジスタ2のシフト動作を開始させ る信号であり、可変電子シャッタ制御パルスは電子シャ ッタ用垂直シフトレジスタ15のシフト動作を開始させ る信号である。

【0049】(1)第1のフレームの選択に際して図1 7中のタイミングt1で発生した電子シャッタの制御パル スにより電子シャッタ用垂直シフトレジスタ15のシフ ト動作を開始した後、終段までのシフト動作が終わる前 (全ての画素行を選択する前)に、図17中のタイミン グt3で第2のフレームを選択するために電子シャッタパ ルスが発生したとする。この場合、電子シャッタ用垂直 シフトレジスタ15は上記タイミングt3でリセットさ れ、再び初段からシフト動作(行選択)を開始する。

【0050】これにより、図17中のタイミングt2で発 生した読み出し制御パルスにより読み出し用垂直シフト レジスタ2のシフト動作が開始して前記第1のフレーム の読み出しを行う際、前記タイミングt1でシフト動作が 開始した電子シャッタ用垂直シフトレジスタ15によっ て選択指定された画素行と選択指定されなかった画素行 とでは信号蓄積時間の差が生じる。

【0051】このように信号蓄積時間の差が生じると、 読み出し出力レベルが画素行の位置に依存して変動し、 固体撮像装置の出力信号を画像表示装置の画面に表示し た場合に横筋などの画像ノイズが発生する原因となる。 【0052】(2)図17中のタイミングt4では、前記 タイミングt3でシフト動作が開始した電子シャッタ用垂 直シフトレジスタ15の選択行と前記タイミングt2でシ 30 フト動作が開始した読み出し用垂直シフトレジスタ2の 選択行の計2本の画素行が選択されるので、この2本の 画素行が2つの垂直シフトレジスタ2、15の負荷とな 3.

【0053】これに対して、図17中のタイミングt6で は、前記タイミングt3でシフト動作が開始した電子シャ ッタ用垂直シフトレジスタ15による選択行は既に存在 せず、図17中のタイミングt5でシフト動作が開始した 読み出し用垂直シフトレジスタ2により1本の画素行が 選択されるので、この1本の画素行が2つの垂直シフト レジスタ2、15の負荷となる。

【0054】このように2つの垂直シフトレジスタ2、 15の負荷が電子シャッタタイミングに依存して変動す ると、固体撮像装置の電源ラインの電圧変動をまねき、 固体撮像装置の出力信号を画像表示装置の画面に表示し た場合に横筋が発生し、顕著に画質を悪くする原因とな

【0055】なお、上記したような信号蓄積時間の長短 に応じて画素行間に信号蓄積時間の差が生じたり、2つ の垂直シフトレジスタ2、15の負荷が変動するという の固体撮像装置で可変電子シャッタ動作を行わせる場合 にも生じる。

[0056]

【発明が解決しようとする課題】上記したように従来の 固体撮像装置は、信号蓄積時間を変化させて可変電子シ ャッタ動作を行わせる場合に信号蓄積時間の長短に応じ て画素行間に信号蓄積時間の差が生じたり、読み出し用 垂直シフトレジスタと電子シャッタ用垂直シフトレジス タの負荷が変動し、出力信号の表示画面に横筋などの画 像ノイズが発生する原因となるという問題があった。

【0057】本発明は上記の問題点を解決すべくなされ たもので、電子シャッタ動作を行わせる場合に読み出し 用垂直シフトレジスタと電子シャッタ用垂直シフトレジ スタの負荷の変動を防止でき、出力信号の表示画面にお ける横筋などの画像ノイズの発生を防止し得る固体撮像 装置を提供することを目的とする。

【0058】また、本発明は、フィールド単位で画素の 信号蓄積時間を変化させる可変電子シャッタ動作(連続 電子シャッタ動作)を行わせる場合に読み出し用垂直シ フトレジスタと電子シャッタ用垂直シフトレジスタの負 20 ダミー画素行を駆動させるように選択制御することを特 荷の変動を防止でき、出力信号の表示画面における横筋 などの画像ノイズの発生を防止し得る固体撮像装置を提 供することを目的とする。

【0059】また、本発明は、連続電子シャッタ動作を 行わせる場合に信号蓄積時間の長短に応じて画素行間に 信号蓄積時間の差が生じることを防止し得る固体撮像装 置を提供することを目的とする。

【0060】また、本発明は、連続電子シャッタ動作を 行わせる場合に、出力信号の表示画面における横筋など の画像ノイズの発生を防止し得る固体撮像装置を提供す 30 ることを目的とする。

【0061】また、本発明は、画素で光電変換・蓄積さ れた信号を読み出す際に、画素周辺の配線から容量結合 によりノイズが飛び込むことを防止し得る固体撮像装置 を提供することを目的とする。

[0062]

【課題を解決するための手段】本発明の第1の固体撮像 装置は、画素に対する入射光を光電変換して電荷を蓄積 する光電変換手段、蓄積した電荷を検出部に読み出す読 み出し手段、読み出された電荷を増幅する増幅手段、前 40 記検出部の電荷をリセットするためのリセット手段およ び前記増幅手段から信号を出力させる垂直選択手段を有 する単位セルが半導体基板上に二次元的に配置されてな り、複数の信号読み出し用の画素行および少なくとも2 つのダミー画素行を有する撮像領域と、前記撮像領域に おける各画素行に対応して水平方向に設けられ、それぞ れ対応する画素行の単位セルの各読み出し手段を駆動す るための読み出し駆動信号を伝送するための複数本の読 取り線と、前記撮像領域における各画素行に対応して水

の各垂直選択手段を駆動するための行選択駆動信号を伝 送するための複数本の垂直選択線と、前記複数本の読取 り線に読み出し駆動信号を選択的に供給して前記読み出 し手段を駆動するともに、前記複数本の垂直選択線に行 選択駆動信号を選択的に供給して前記垂直選択手段を駆 動するための垂直駆動手段と、前記撮像領域における各 画素行の読み出し手段を所望の信号蓄積タイミングおよ び信号読み出しタイミングで順次に2回駆動させるよう に前記垂直駆動手段を制御する行選択手段と、前記撮像 10 領域における各画素列に対応して設けられ、前記垂直駆 動手段により順次駆動された画素行の各単位セルからそ れぞれ出力される信号を垂直方向に伝送するための複数 の垂直信号線とを具備し、前記行選択手段は、前記垂直 駆動手段により前記複数の信号読み出し用の画素行の単 位セルからの信号読み出しを制御した後、前記2つのダ ミー画素行のうちの第1のダミー画素行を駆動させるよ うに選択制御し、前記垂直駆動手段により前記複数の信 号読み出し用の画素行の単位セルにおける信号蓄積を制 御した後、前記前記2つのダミー画素行のうちの第2の

【0063】本発明の第2の固体撮像装置は、画素に対 する入射光を光電変換して電荷を蓄積する光電変換手 段、蓄積した電荷を検出部に読み出す読み出し手段、読 み出された電荷を増幅する増幅手段、前記検出部の電荷 をリセットするためのリセット手段および前記増幅手段 から信号を出力させる垂直選択手段を有する単位セルが 半導体基板上に二次元的に配置されてなり、複数の画素 行を有する撮像領域と、前記撮像領域における各画素行 に対応して水平方向に設けられ、それぞれ対応する画素 行の単位セルの各読み出し手段を駆動するための読み出 し駆動信号を伝送するための複数本の読取り線と、前記 撮像領域における各画素行に対応して水平方向に設けら れ、それぞれ対応する画素行の単位セルの各垂直選択手 段を駆動するための行選択駆動信号を伝送するための複 数本の垂直選択線と、前記複数本の読取り線に読み出し 駆動信号を選択的に供給して前記読み出し手段を駆動す るともに、前記複数本の垂直選択線に行選択駆動信号を 選択的に供給して前記垂直選択手段を駆動するための垂 直駆動手段と、前記撮像領域における各画素行の読み出 し手段を所望の信号蓄積タイミングおよび信号読み出し タイミングで順次に2回駆動させるように前記垂直駆動 手段を制御する行選択手段と、前記撮像領域における各 画素列に対応して設けられ、前記垂直駆動手段により順 次駆動された画素行の各単位セルからそれぞれ出力され る信号を垂直方向に伝送するための複数の垂直信号線と を具備し、前記行選択手段は、前記垂直駆動手段により 前記信号読み出しタイミングで前記各画素行の読み出し 手段を駆動させる第1の手段と、前記垂直駆動手段によ 平方向に設けられ、それぞれ対応する画素行の単位セル 50 り前記信号蓄積タイミングで前記各画素行の読み出し手

段を駆動させる少なくとも2個の第2の手段とを具備す ることを特徴とする。

【0064】本発明の第3の固体撮像装置は、前記第2 の固体撮像装置において、前記撮像領域は、信号読み出 し用の前記複数の画素行のほかに少なくとも3本のダミ ー画素行をさらに具備し、前記行選択手段は、前記第1 の手段により前記ダミー画素行のうちの1つのダミー画 素行を駆動させ、前記2個の第2の手段により前記ダミ ー画素行のうちの他の2つのダミー画素行を駆動させる ことを特徴とする。

【0065】本発明の第4の固体撮像装置は、前記第2 または第3の固体撮像装置において、前記行選択手段 は、各画素行の信号読み出しタイミングの周期に対応す る1フィールド単位で1フィールド周期の期間内におけ る信号蓄積タイミングを変化させることを特徴とする。 【0066】本発明の第5の固体撮像装置は、前記第4 の固体撮像装置において、前記少なくとも2個の第2の 手段は、互いに前記信号読み出しタイミングに対する信 号蓄積タイミングを相対的に異ならせて前記読み出し手 段を駆動させるものであり、前記第2の手段による前記 20 垂直駆動手段の制御動作が1フィールド毎に交互に切換 えられることを特徴とする。

【0067】本発明の第6の固体撮像装置は、前記第1 乃至第5のいずれか1つの固体撮像装置において、前記 行選択手段は、前記撮像領域における各画素行の読み出 し手段を2回駆動させる際、前記光電変換手段の周辺で 前記読取り線に隣接する他の配線の電圧を前記2回の駆 動時とも実質的に同一にするように前記垂直駆動手段を 制御することを特徴とする。

【0068】本発明の第7の固体撮像装置は、半導体基 30 板上の撮像領域に二次元的に配置された単位セルの光電 変換素子から蓄積電荷を読み出す際、この読み出しを制 御する配線を所望の信号蓄積タイミングおよび信号読み 出しタイミングで順次に2回駆動させ、前記信号読み出 しタイミングで読み出された信号を出力させる電子シャ ッタ動作を行う固体撮像装置において、前記読み出しを 制御する配線に隣接し、前記光電変換素子の周辺に存在 する他の配線の電圧を前記信号蓄積タイミングと信号読 み出しタイミングとで実質的に同一にすることを特徴と する。

【0069】本発明の第8の固体撮像装置は、2画素/ 1ユニットの単位セルが半導体基板上に二次元的に配置 されてなる撮像領域を有する固体撮像装置において、前 記撮像領域の単位セルにおける2画素の光電変換素子か らそれぞれ蓄積電荷を読み出す際、この読み出しを制御 する配線に隣接し、前記光電変換素子の周辺に存在する 他の配線の電圧を各画素の読み出し時に実質的に同一に することを特徴とする。

[0070]

施の形態を詳細に説明する。

【0071】<第1の実施の形態>図1は、第1の実施 の形態の増幅型CMOS固体撮像装置の等価回路を示し ている。

【0072】図1のCMOS固体撮像装置は、図15を 参照して前述した従来例2のCMOS固体撮像装置と比 べて、大部分は同様であるが、読み出し用の垂直シフト レジスタ2aおよび電子シャッタ用の垂直シフトレジス タ15aなどが異なり、その他は同じであるので図15 10 中と同一符号を付している。

【0073】即ち、図1のCMOS固体撮像装置は、例 えば図12の従来例1で示したように構成される画素セ ル13が行列状に二次元的に配置された撮像領域(光電 変換部) 14と、前記撮像領域14の画素列方向に形成 された複数の垂直信号線VLINと、前記撮像領域14の画 素行方向に形成され、画素行単位で各画素セル13の光 電変換信号を前記複数の垂直信号線VLINに読み出すよう に制御するための複数の読み出し制御用垂直選択線6

と、前記複数の読み出し制御用垂直選択線6を読み出し のタイミングで走査的に選択制御するための第1の垂直 選択回路(読み出し用垂直シフトレジスタ)2aと、前 記複数の読み出し制御用垂直選択線6を信号蓄積のタイ ミングで走査的に選択制御するための第2の垂直選択回 路(電子シャッタ用垂直シフトレジスタ)15aと、前 記第1の垂直選択回路2aの出力および第2の垂直選択 回路15aの出力に基づいて前記複数の読み出し制御用 垂直選択線6を選択的に駆動するための駆動信号を生成 する垂直駆動回路 (パルスセレクタ) 16と、前記垂直 信号線VLINを選択するための水平選択トランジスタTH と、前記水平選択トランジスタTHを選択制御するため の水平選択回路(水平選択シフトレジスタ)3と、前記 水平選択シフトレジスタ3により選択された前記垂直信 号線VLINの信号を読み出すための水平信号線ILINと、前 記水平信号線ILINに読み出された信号を出力するための 出力増幅回路AMP とを具備している。

【0074】なお、図15の従来例2のCMOS固体撮 像装置と同様に、ここでは特に図示されていないが、図 12に示されるような負荷トランジスタやノイズキャン セラ回路などを撮像領域14の周辺に備えている。

【0075】そして、さらに、

(1)前記撮像領域14に本来の画素行とは別に2本の ダミー画素行 (第1のダミー画素行141および第2の ダミー画素行142)が付加されている。(2)前記読 み出し用の垂直シフトレジスタ (第1の垂直シフトレジ スタ)2aは、撮像領域14の本来の画素行数+1のシ フト段数を有し、前記電子シャッタ用の垂直シフトレジ スタ (第2の垂直シフトレジスタ) 15 aも、撮像領域 14の本来の画素行数+1のシフト段数を有する。

(3)垂直駆動回路16は、読み出し用の垂直シフトレ 【発明の実施の形態】以下、図面を参照して本発明の実 50 ジスタ2aの最終段出力信号を選択して前記第1のダミ ー画素行141に供給し、電子シャッタ用の垂直シフト レジスタ15aの最終段出力信号を選択して前記第2の ダミー画素行142に供給するように構成されている。 【0076】前記2本のダミー画素行141、142 は、本来の画素行と同じ構成であるが、垂直駆動回路1 6により選択された時に負荷として作用するために付加 されたものである。

【0077】図1の固体撮像装置においては、電子シャ ッタ用の垂直シフトレジスタ15aおよび読み出し用の 垂直シフトレジスタ2aにより、同じ垂直選択線を1フ 10 子を示すタイミング図である。 ィールド期間内に2回選択制御することが可能であり、 画素 (フォトダイオード) の信号蓄積時間を制御するシ ャッタ動作を行うことができる。

【0078】この場合、電子シャッタ用の垂直シフトレ ジスタ15aは、信号蓄積の開始タイミングを制御する シフトクロック信号に基づいてシフト動作を行い、シャ ッタ動作期間には各対応する画素行を選択制御して画素 の信号蓄積を行わせる(読み出しは行わない)ように制 御し、シャッタ動作期間以外(画素行の選択終了後から 次回の選択開始までの期間)は第2のダミー画素行14-20-2を選択制御する。

【0079】また、読み出し用の垂直シフトレジスタ2 aは、信号読み出しの開始タイミングを制御するシフト クロック信号に基づいてシフト動作を行い、垂直期間内 の垂直有効走査期間における各水平期間には各対応する 画素行を選択制御し、垂直帰線期間には第1のダミー画 素行141を選択制御する。

【0080】即ち、上記第1の実施の形態の固体撮像装 置によれば、垂直駆動回路16は、読み出し用の垂直シ ジスタ15aの各出力にそれぞれ対応して1本ずつ(合 計2本)の画素行を常に選択駆動しており、常に選択負 荷が等しいので、選択負荷の大小による読み出しレベル の変動に起因する表示画面上の横縞の発生を防ぐことが できる。

【0081】<第2の実施の形態>図2は、第2の実施 の形態の増幅型CMOS固体撮像装置の等価回路を示し ている。

【0082】図2のCMOS固体撮像装置は、図1を参 照して前述した第1の実施の形態のCMOS固体撮像装 40 置に対して、(1)前記撮像領域14にさらに1本のダ ミー画素行(第3のダミー画素行143)が追加されて いる点、(2)さらに、電子シャッタ用の垂直シフトレ ジスタ15aと同じシフト段数を有する1個の電子シャ ッタ用の垂直シフトレジスタ15bが追加され、その各 段出力が前記電子シャッタ用の垂直シフトレジスタ15 aの各段出力とフィールド単位で切り換え選択されて垂 直駆動回路 (パルスセレクタ) 16 aで使用される点、 (3)垂直駆動回路16aは、3個の垂直シフトレジス タ2a、15a、15bの出力に基づいて前記複数の読 50

み出し制御用垂直選択線6を選択的に駆動するための駆 動信号を生成する点、(4)垂直駆動回路16aは、追 加された電子シャッタ用の垂直シフトレジスタ15bの 最終段出力信号を選択して前記第3のダミー画素行14 3に供給する点が若干異なり、その他は同じであるので 図1中と同一符号を付している。

【0083】図3は、図2の固体撮像装置において2個 の電子シャッタ用垂直シフトレジスタ15a、15bが フィールド単位で交互に電子シャッタ動作を制御する様

【0084】図3に示すタイミング図から分かるよう に、図2の固体撮像装置においては、電子シャッタ専用 の2個の垂直シフトレジスタ15a、15bのシフト動 作をフィールド単位で交互に開始させ、それぞれの出力 をフィールド単位で交互に選択することにより、電子シ ャッタ動作をフィールド単位で交互に電子シャッタ専用 の2個の垂直シフトレジスタ15a、15bに振り分け ている。

【0085】この場合、選択された電子シャッタ専用の 垂直シフトレジスタ15a、15bは、読み出し用垂直 シフトレジスタ2aよりも先に行選択を行うものであ り、そのタイミングを変化させることにより画素信号の 蓄積を行う時間の長短を変化させることが可能になる。 【0086】したがって、電子シャッタ用の垂直シフト レジスタ15a、15bおよび読み出し用の垂直シフト レジスタ2により同一垂直ラインを1フィールド期間に 2回選択し、選択画素の信号蓄積時間を制御する可変電 子シャッタ動作を行うことができる。

【0087】また、電子シャッタ制御信号がフィールド フトレジスタ2aおよび電子シャッタ用の垂直シフトレ 30 周期より短い時間間隔で入力されたとしても、既にシフ ト動作を開始している一方の電子シャッタ専用の垂直シ フトレジスタ15aまたは15bのシフト動作が最終段 に達する前(読み出し用の全ての画素行の選択を終わら ないうち) に途中でリセットされることなく、最後の画 素行まで順次選択して選択画素の信号蓄積時間を制御す

> 【0088】そして、読み出し用画素行の最終行の選択 終了後から次々回のフィールド期間における1行目の読 み出し用画素行の選択開始までの期間は第2のダミー画 素行142あるいは第3のダミー画素行143を選択制

【0089】また、読み出し用の垂直シフトレジスタ2 aは、垂直有効走査期間内の各水平期間には各対応する 画素行を選択制御し、垂直帰線期間には第1のダミー画 素行141を選択制御する。

【0090】つまり、各垂直シフトレジスタ2a、15 a、15bは、それぞれ全ての読み出し用の画素行を選 択した後もダミー画素行を選択し続け、後のフィールド 期間における選択開始を待機する。

【0091】即ち、上記第2の実施の形態の固体撮像装

置によれば、フィールド単位で交互に電子シャッタ専用 の2個の垂直シフトレジスタに電子シャッタ動作を振り 分けることにより、フィールド間で信号蓄積時間を変化 させることが可能になる。

【0092】この場合、読み出しの走査時間は一定のま まで、信号蓄積時間をフィールド単位で連続的に変化さ せる電子シャッタ機能を実現することが可能になる。な お、同一フィールド内では、どの選択画素行も信号蓄積 時間は同じである。

【0093】このように信号蓄積時間を変化させて可変 10 電子シャッタ動作を行わせる場合に、信号蓄積時間の長 短に応じて画素行間に信号蓄積時間の差が生じることを 防止でき、出力信号の表示画面における横筋などの画像 ノイズの発生を防止することができる。

【0094】また、垂直駆動回路16aは、読み出し用 の垂直シフトレジスタ2 a および2個の電子シャッタ用 の垂直シフトレジスタ15a、15bの各出力にそれぞ れ対応して1本ずつ(合計3本)の画素行を常に選択駆 動しており、常に選択負荷が等しいので、選択負荷の大 小による読み出しレベルの変動に起因する表示画面上の―20―れたリセット線7が形成されている。 横縞の発生を防ぐことができる。

【0095】なお、図1および図2に示した固体撮像装 置は、1 画素毎に画素信号の読み出しが可能な読み出し 回路を備えたCMOS型の固体撮像装置に限らず、水平 信号線単位で読み出しを行うCCD(電荷結合デバイ ス)型の固体撮像装置にも適用可能である。

【0096】<第3の実施の形態>図4は、第3の実施 の形態の増幅型CMOS固体撮像装置の等価回路を示し ている。

【0097】図4のCMOS固体撮像装置は、図12を 30 参照して前述した従来例1のCMOS固体撮像装置に対 して、例えば受光センサの出力レベルに応じて自動的に 信号蓄積時間を変化させることによって等価的に受光時 間を変化させる可変電子シャッタ動作をフィールド単位 で連続的に変化させることが可能になるように工夫がな されている。

【0098】即ち、図4のCMOS固体撮像装置は、図 12を参照して前述した従来例1のCMOS固体撮像装 置と比べて、大部分は同様であるが、(1)読み出し用 の垂直シフトレジスタ2とは別に2個の電子シャッタ用 40 の垂直シフトレジスタ21、22が付加されている点、 (3) 2個の電子シャッタ用の垂直シフトレジスタ2

1、22の動作(信号蓄積時間の制御パルスの出力動 作)をフィールド単位で交互に切り換え制御するための レジスタ切換制御回路(SEL)23が付加されている 点、(4)タイミング発生回路10aおよびパルスセレ クタ回路24の構成が異なり、その他は同じであるので 図12中と同一符号を付している。

【0099】即ち、図4において、セル領域(撮像領 域)には、例えば4個のトランジスタTa、Tb、T

18

c、Tdと、1個のフォトダイオードPDから構成され る1ピクセル(1画素)/1ユニットの単位セルが二次 元の行列状に配置されて形成されている。この場合、各 単位セルは、アノード側に接地電位が与えられるフォト ダイオードPDと、フォトダイオードPDのカソード側 に一端側が接続されている読み出しトランジスタ(シャ ッタゲートトランジスタ) Tdと、読み出しトランジス タT dの他端側にゲートが接続されている増幅トランジ スタTbと、増幅トランジスタTbの一端側に一端側が 接続されている垂直選択トランジスタ(行選択トランジ スタ) Taと、増幅トランジスタTbのゲートに一端側 が接続されているリセットトランジスタTcとを具備す

【0100】そして、前記セル領域には、各画素行に対 応して、同一行の単位セルの各読み出しトランジスタT dのゲートに共通に接続された複数の読取り線4と、同 一行の単位セルの各垂直選択トランジスタT aのゲート に共通に接続された垂直選択線6と、同一行の単位セル の各リセットトランジスタTcのゲートに共通に接続さ

【0101】また、前記セル領域には、各画素列に対応 して、同一列の単位セルの各増幅トランジスタTbの他 端側に共通に接続された垂直信号線VLINと、同一列の単 位セルの各リセットトランジスタTcの他端側および各 垂直選択トランジスタTaの他端側に共通に接続された 電源線9が形成されている。

【0102】さらに、セル領域の一端側の外部には、前 記垂直信号線VLINの各一端側と接地ノードとの間にそれ ぞれ接続された複数の負荷トランジスタTLが水平方向 に配置されている。

【0103】また、セル領域の他端側の外部には、例え ば2個のトランジスタTSH、TCLPと2個のコンデンサC c、Ctから構成された複数のノイズキャンセラ回路が 水平方向に配置されている。

【0104】そして、上記各ノイズキャンセラ回路を介 して前記垂直信号線VLINの各他端側に接続された複数の 水平選択トランジスタTHが水平方向に配置されてい る。

【0105】上記水平選択トランジスタTHの各他端に 共通に水平信号線出LINが接続されており、この水平信号 線HLINには水平リセットトランジスタ (図示せず) およ び出力増幅回路AMP が接続されている。

【0106】なお、前記各ノイズキャンセラ回路は、垂 直信号線VLINの他端側に一端側が接続されたサンプルホ ールド用のトランジスタTSHと、このサンプルホールド 用のトランジスタTSHの他端側に一端側が接続された結 合コンデンサCcと、この結合コンデンサCcの他端側 と接地ノードとの間に接続された電荷蓄積用のコンデン サCtと、前記コンデンサCc、Ctの接続ノードに接 50 続された電位クランプ用のトランジスタTCLPとにより構 成されており、前記コンデンサCc、Ctの接続ノード に前記水平選択トランジスタTHの一端側が接続されて

19

【0107】さらに、セル領域の外部には、セル領域の 複数の垂直選択線6を走査的に選択制御するための読み 出し用の垂直シフトレジスタ2と2個の電子シャッタ用 の垂直シフトレジスタ (ES1) 21および (ES2) 22、上記3個の垂直シフトレジスタ2、21、22の 出力パルスを選択制御してセル領域の各行の垂直選択線 6を走査的に駆動するためのパルスセレクタ24、前記 10 複数の水平選択トランジスタTHを走査的に駆動するた めの水平シフトレジスタ3、前記2個の電子シャッタ用 の垂直シフトレジスタ21、22の動作(信号蓄積時間 の制御パルスの出力動作)をフィールド単位で交互に切 り換え制御するためのレジスタ切換制御回路23、各種 のタイミング信号を発生するタイミング発生回路10 a、前記ノイズキャンセラ回路の電位クランプ用のトラ ンジスタTCLPの一端などに所定のバイアス電位を発生す るためのバイアス発生回路11がそれぞれ配置されてい 3.

【0108】前記タイミング発生回路10aは、フィー ルド周期のタイミング信号φVR、フィールド周期で可 変設定される蓄積時間制御用のタイミング信号φΕS、 水平帰線期間に対応するパルス信号のHP、クロックパ

バッファ整形して読み出し用の垂直シフトレジスタに供 給するためのタイミング信号φVRRを生成し、前記パ ルス信号

øHP入力をバッファ整形して読み出し用の垂 直シフトレジスタおよび2個の電子シャッタ用の垂直シ 30 フトレジスタ21、22に供給するためのタイミング信 号
ø
H
P
V
を
生成する。

【0110】また、前記パルスセレクタ24に供給する øSHを生成する。また、水平シフトレジスタ3に供給 するためのパルス信号

のHを生成する。

VRに基づいてフィールド切換制御用のパルス信号φF I を生成し、信号蓄積時間制御用のタイミング信号 ø E SRとともに前記レジスタ切換制御回路23に供給す る。

【0112】前記レジスタ切換制御回路23は、フィー ルド切換制御用のパルス信号øFI入力に基づいてフィ ールド単位毎に蓄積時間制御用のタイミング信号ゆES Rの供給先を交互に切り換える。この場合、前記電子シ ャッタ用の垂直シフトレジスタ21に供給する信号蓄積 時間制御用のタイミング信号をφESR1、前記電子シ ャッタ用の垂直シフトレジスタ22に供給する信号蓄積 50 される蓄積時間制御用のタイミング信号、φESR2は

2.0 時間制御用のタイミング信号をøESR2で表わしてい る。

【0113】図5は、図4中のパルスセレクタ24の一 例を示す回路図である。

【0114】図5に示すパルスセレクタは、読み出し用 の垂直シフトレジスタの出力信号ROn、2個の電子シ ャッタ用の垂直シフトレジスタ21、22の各出力信号 ES1n、ES2nが入力するとともに、前記タイミン グ発生回路10aから供給されるタイミング信号

RO READ, \$\phi ESREAD, \$\phi RESET, \$\phi ADRE\$ Sが入力し、これらの入力信号の論理処理を行って各種 nを出力し、セル領域に供給するように論理ゲートによ り構成されている。

【0115】即ち、読み出し用の垂直シフトレジスタの 出力信号ROnが活性状態の時にはタイミング信号

R OREADを選択して読取り線駆動信号中READnと して出力し、2個の電子シャッタ用の垂直シフトレジス タ21、22の各出力信号ES1n、ES2nのいずれ 20 かが活性状態の時にはタイミング信号のESREADを 選択して読取り線駆動信号はREADnとして出力す る。

【0116】また、読み出し用の垂直シフトレジスタの 出力信号ROn、2個の電子シャッタ用の垂直シフトレ ジスタ21、22の各出力信号ES1n、ES2nのい ずれか1つが活性状態の時には、タイミング信号
øRE SETを選択してリセット線駆動信号のRESETnと して出力する。

【0117】また、読み出し用の垂直シフトレジスタの 出力信号ROnが活性状態の時にはタイミング信号

A DRESを選択して垂直選択線駆動信号のADRESn として出力する。

【0118】図6は、図4の固体撮像装置におけるフィ ールド単位で連続的に変化させることが可能な可変電子 シャッタ動作を説明するために、図4中のタイミング発 生回路10a、3個の垂直シフトレジスタ2、21、2 2およびパルスセレクタ24の動作例を示すタイミング 波形図である。

【0119】ここでは、図4の固体撮像装置が1フィー ルド=1/30Hz(1フィールドを1フレームとする 30フレーム/秒の画像)の撮像システムで使用される 場合を示している。

【0120】図6において、 **ø** V Rはフィールド周期の タイミング信号入力、φESはフィールド周期で可変設 Rは読み出し用の垂直シフトレジスタに供給されるフィ 制御用のパルス信号、φESR1は一方の電子シャッタ 用の垂直シフトレジスタ21に1フィールドおきに供給

他方の電子シャッタ用の垂直シフトレジスタ22に1フ ィールド間隔で供給される蓄積時間制御用のタイミング 信号、RO(i)は読み出し用の垂直シフトレジスタRO の出力、ES1(i) は一方の電子シャッタ用の垂直シフ トレジスタ21の出力、ES2(i) は他方の電子シャッ タ用の垂直シフトレジスタ22の出力である。

【0121】図7は、図6中の1フィールド期間内の電 子シャッタ動作の一例を示すタイミング波形図である。

【0122】図7において、ESnは電子シャッタ用の 垂直シフトレジスタ21あるいは22のn段目の出力信 10 号、ROnは読み出し用の垂直シフトレジスタ2のn段 目の出力信号である。

【0123】 tHESは、電子シャッタ用の垂直シフト レジスタ21あるいは22のn段目の出力信号ESnが 活性状態 ("H"レベル) になる 1 水平期間を示す。

【0124】 tHROは、読み出し用の垂直シフトレジ スタ2のn段目の出力信号ROnが活性状態("H"レ ベル)になる1水平期間を示す。

【0125】HBLKは、1水平期間を水平帰線期間と 水平有効走査期間とに分けるための制御パルス信号であ 20

回路に供給されるパルス信号であり、それぞれ水平帰線 期間毎に生成される。

れるパルス信号であり、水平有効走査線期間内で水平方 向に配置された水平選択トランジスタTHが順次オンに なるように生成される。

【0128】 ØADRES、 ØRESETおよびØRE されるパルス信号であり、そのうちの

o RESET、

o READは、それぞれ信号蓄積動作および信号読み出し 動作の際に水平帰線期間内に活性化されるが、ΦADR ESは、信号蓄積動作の際には生成されず、信号読み出 し動作の際に水平帰線期間内に活性化される。

【0129】この場合、上記パルス信号φADRES は、後述するような理由により、信号読み出し動作の際 の水平帰線期間内に同一行の垂直選択線6を2回選択制 御するように、断続的に2回活性状態になるように生成 される。

【0130】次に、図6および図7を参照しながら、図 4の固体撮像装置の動作を説明する。

【0131】図4の固体撮像装置の動作は、前述した従 来例1の固体撮像装置 (図12)の動作 (図13)と比 べて、基本的には同じであるので同じ動作の説明は省略 し、以下、主として異なる動作について説明する。

【0132】即ち、図4の固体撮像装置は、電子シャッ 夕動作を行う際、レジスタ切換制御回路23により2個 の電子シャッタ用の垂直シフトレジスタ21、22のシ フト動作をフィールド単位で交互に開始させ、それぞれ 50 水平帰線期間内における信号読み出し時の動作を詳しく

の出力をフィールド単位で交互に選択することにより、 電子シャッタ動作をフィールド単位で交互に電子シャッ タ専用の2個の垂直シフトレジスタ21、22に振り分 ける。

【0133】これにより、図6中のフィールド期間 tF a、tFbに示すように、信号蓄積時間制御用のタイミ 力されたとしても、電子シャッタ専用の垂直シフトレジ スタ21および22が同時に動作することが可能にな

【0134】この場合、最初に発生するタイミング信号 φESR1あるいはφESR2により既にシフト動作を 開始している一方の電子シャッタ専用の垂直シフトレジ スタ21あるいは22のシフト動作が読み出し用の全て の画素行の選択制御を終わらないうちに途中でリセット されることなく、読み出し用の画素行の最後まで順次選 択して選択画素の信号蓄積時間を制御することが可能に なる。

【0135】換言すれば、読み出しの走査時間は一定の ままで、信号蓄積時間をフィールド単位で連続的に変化 させる電子シャッタ機能(連続電子シャッター動作)を 実現することが可能になる。なお、同一フィールド内で は、どの選択画素行も信号蓄積時間は同じである。

【0136】また、図7に示すように、前記水平期間も HESに電子シャッタ用の垂直シフトレジスタのn段目 のシフト段の出力信号ESnにより選択制御したn行目 の画素行にパルス信号

o
RESETと

o
READが供給 され、このn行目の画素行のフォトダイオードPDでそ れ以前に蓄積していた信号電荷を増幅用トランジスタの ADは、前記パルスセレクタ24から選択画素行に供給 30 ゲートに読み出すことによって、フォトダイオードの信 号電荷を零にする。

> 【0137】この場合、パルス信号もADRESが "L"のままであり、垂直選択用トランジスタはオフの ままであるので、前記増幅用トランジスタのゲートに読 み出された信号電荷は垂直信号線VLINへは出力されな

【0138】この後、前記画素行からの信号読み出し動 作の際に、前記水平期間tHROにおける水平帰線期間 に
oRESETが一時的に活性化した後、
oADRES 40 が活性化し、さらに o R E A D が一時的に活性化する。

【0139】この場合、前記

o READが活性状態

("H" レベル) の時に、フォトダイオードとその周辺 量結合の影響によるノイズの飛び込みが発生しないよう なるように一時的に非活性状態 ("L"レベル)にし、 Dを一時的に活性化している。

【0140】このような前記水平期間tHROにおける

説明すると、まず、�RESETによって増幅トランジ ADRESを活性状態(1回目)にして前記n行目の画 素行の垂直選択トランジスタTaをオン状態とし、この 活性期間内にノイズキャンセラ回路に供給するパルス信 号
ø
C
L
P
を活性化し、
黒
レベルを
クランプする。

内に

のREADを活性化することによって前記フォトダ イオードPDでそれ以前に蓄積していた信号電荷を増幅 トランジスタTbのゲートに読み出す。

回目) にして前記 n 行目の画素行の垂直選択トランジス タTaを再びオン状態とし、前記増幅トランジスタTb のゲートに読み出されている信号電荷を垂直信号線VLIN へ出力する。

【0143】以上の動作により、前記水平期間tHES における読取り線駆動信号φREADの活性状態

("H"レベル)の終了時点から前記水平期間 t HRO における読取り線駆動信号φREADの活性化時点まで が信号蓄積時間となる。

【0144】図8(a)は、前記ノイズの飛び込みを説 明するために、撮像領域の単位セルの一部を取り出して 示す平面図である。

【0145】図8 (b)は、同図 (a) のa-a´線に 沿う断面図である。

【0146】図8(c)および(d)は、それぞれ対応 "H" レベルの時に ΦREAD が活性化して信号電荷を 読み出す場合の基板内の電位ポテンシャルを示す。ここ では、電源電位が例えば3.3Vである場合を示してい 30

【0147】図8 (a)、(b)において、81はシリ コン基板の表層部に形成されたP型ウエル領域、82は 基板表層部に選択的に形成された素子分離領域(例えば LOCOS領域)である。基板表層部の素子領域には、 フォトダイオードのカソード領域および読み出しトラン ジスタTdのソース領域を兼ねるn型領域と、読み出し トランジスタTdのドレイン領域となるn型領域(検出 ノードDN) が選択的に形成されている。

【0148】上記読み出しトランジスタTdのチャネル 40 領域上には絶縁ゲート膜を介してポリシリコン配線から なるゲート電極 (読取り線4の一部) が形成されてお り、フォトダイオードPDのn型領域の近傍の素子分離 領域82上にはポリシリコン配線からなる垂直選択線5 およびリセット線7が略平行に形成されている。

【0149】本実施の形態の読み出し動作に際しては、 図8 (c) に示すように、フォトダイオードPDに隣接 するøADRES配線が "L" レベルの時にøREAD が活性化して信号電荷を読み出すので、フォトダイオー aによりフォトダイオードPD下の基板内の電位ポテン シャルが-VCaだけ引き下げられ、フォトダイオード PDの蓄積電荷QCaが読み出される。

24

【0150】これに対して、図8(d)に示すように、 "H"レベルの時に

o READが活性化して信号電荷を 読み出すと、フォトダイオードPDとφADRES配線 との間に存在する結合容量Caによりフォトダイオード PD下の基板内の電位ポテンシャルが+VC aだけ引き 上げられる(ノイズの飛び込みとなる)ので、フォトダ

イオードPDの蓄積電荷QCa分が読み出されなくな り、固体撮像装置の出力信号を画像表示装置の画面に表 示した場合に黒信号がつぶれて見苦しい画像になる。

【0151】なお、上記第3の実施の形態の固体撮像装 置においても、前記第2の実施の形態の固体撮像装置と 同様に、(1)前記撮像領域に第1~第3のダミー画素 行を追加し、(2)3個の垂直選択回路2、21、22 のシフト段数を本来の撮像用の画素行数+1の段数と し、(3)垂直選択回路2、21、22の出力に基づい

20--て複数の水平方向の制御線群(4、6、7)を選択的に 駆動するための駆動信号をパルスセレクタ24で生成す る際、垂直選択回路2の最終段出力信号の活性化期間は 第1のダミー画素行を選択して駆動し、第2の垂直選択 回路21の最終段出力信号の活性化期間は第2のダミー 画素行を選択して駆動し、第3の垂直選択回路22の最 終段出力信号の活性化期間は第3のダミー画素行を選択 して駆動するように構成してもよい。

【0152】このような構成により、パルスセレクタ2 4は、読み出し用の垂直シフトレジスタ2および2個の 電子シャッタ用の垂直シフトレジスタ21、22の各出 力にそれぞれ対応して1本ずつ(合計3本)の画素行を 常に選択駆動するようになり、常に選択負荷が等しいの で、選択負荷の大小による読み出しレベルの変動に起因 する表示画面上の横縞の発生を防ぐことが可能になる。 【0153】なお、前記第3の実施の形態では、フォト ダイオードPDとの容量結合による黒つぶれの問題が生 説明したが、上記周辺配線として

のRESET配線ある いはその他の配線が存在する場合にも、これらの配線と フォトダイオードPDとの容量結合による黒信号のつぶ れ(黒つぶれ)の問題が生じるおそれがあるので、これ らの配線に関しても前記第3実施の形態における
øAD

【0154】即ち、上記したようにフォトダイオードP Dに隣接する読み出しゲート配線以外のフォトダイオー ドPDの周辺配線の印加電圧として、信号読み出し動作 時の信号読み出しパルス

øREADの活性化期間と電子 シャッタ動作時の読み出しパルス

READ

の活性化期 間に同じ電圧を印加することにより、フォトダイオード ドPDともADRES配線との間に存在する結合容量C 50 PDと周辺配線との容量結合によってフォトダイオード

RES配線と同様にレベルを制御すればよい。

PDから余分な電荷が読み出されないように制御するこ とがででき、いわゆる黒つぶれのない再生像が得られ

【0155】なお、本発明は、以下の第4の実施の形態 に述べるような2画素/1ユニットの単位セルのアレイ を有する固体撮像装置にも前記各実施の形態に準じて適 用可能である。

【0156】<第4の実施の形態>図9は、第4の実施 の形態の増幅型CMOS固体撮像装置における2画素/ 1ユニットの単位セルの等価回路を示している。このC 10 されている。 MOS固体撮像装置は、単位セルの構成以外は前述した 各実施の形態と同様に構成することができるので、以 下、主として2画素/1ユニットの単位セルの構成につ いて説明する。

【0157】図9に示す単位セル30は、2個のフォト ダイオード31a、31bを有し、この2個のフォトダ イオード31a、31bは、各アノード側に接地電位が 与えられ、各カソード側はそれぞれ対応して読み出しト ランジスタ (シャッタゲートトランジスタ) 32a、3 2bを介して1個の増幅トランジスタ33のゲートに共一20一イン領域とを接続する配線である。 通に接続される。上記2個の読み出しトランジスタ32 a、32bの各ゲートにはそれぞれ読取り線4a、4b が接続されている。

【0158】前記増幅トランジスタ33は、一端側が垂 直信号線VLINに接続され、他端側が垂直選択トランジス タ34を介して電源線9に接続(つまり、前記増幅トラ ンジスタ33はソースフォロア接続)されており、上記 垂直選択トランジスタ34のゲートには垂直選択線(ア ドレス線)6が接続されている。

【0159】さらに、前記増幅トランジスタ33のゲー 30 トと電源線9との間に1個のリセットトランジスタ35 が接続されており、このリセットトランジスタ35のゲ ートにはリセット線7が接続されている。

【0160】上記構成の2画素/1ユニットの単位セル は撮像領域に二次元の行列状に配置される。そして、前 記2本の読取り線(第1の読取り線4aおよび第2の読 取り線4b)、垂直選択線(アドレス線)6およびリセ ット線7は、撮像領域上に水平方向に形成されており、 前記垂直信号線VLINおよび電源線9は、撮像領域上に垂 直方向に形成されている。

【0161】図10(a)は、図9の2画素/1ユニッ トの単位セルの平面パターンの一例を示し、そのB-B 線に沿う断面構造を図10(b)を概略的に示してい

【0162】図10(a)、(b)において、90はN 型シリコン基板であり、その表層部にPウエル91が形 成されている。このPウエル91の表層部には、素子分 離領域 (例えばLOCOS領域) 92、一方のフォトダ イオード31aのカソード領域および一方の読み出しト

31、他方のフォトダイオード31bのカソード領域お よび他方の読み出しトランジスタ32bのソース領域と なるN型不純物領域932およびNMOSトランジスタ のSDG領域(図には読み出しトランジスタ32a、3 2bの共通ドレインとなるN型不純物領域94のみ示 す) が選択的に形成されている。

26

【0163】そして、基板表面上にシリコン酸化膜(ゲ ート絶縁膜)95が形成され、前記LOCOS領域92 の底面下にはフィールドイオンインプラ領域96が形成

【0164】97は増幅トランジスタ33のゲート電極 を一部に含むポリシリコンゲート配線、98は増幅トラ ンジスタ33のドレイン領域および垂直選択トランジス タ34のソース領域となるN型不純物領域、99はリセ ットトランジスタ35のソース領域となるN型不純物領 域である。

【0165】100はリセットトランジスタ35のソー ス領域99と増幅トランジスタ33のゲート配線97と 2個の読み出しトランジスタ32a、32bの共通ドレ

【0166】読取り線4aは読み出しトランジスタ32 aのゲート電極を一部に含むポリシリコンゲート配線、 読取り線4bは読み出しトランジスタ32bのゲート電 極を一部に含むポリシリコンゲート配線からなる。

【0167】垂直選択線(アドレス線)6は垂直選択ト ランジスタ34のゲート電極を一部に含むポリシリコン ゲート配線、リセット線7はリセットトランジスタ35 のゲート電極を一部に含むポリシリコンゲート配線から

【0168】33aは前記増幅トランジスタ33のソー ス領域と垂直信号線VLINとのコンタクト部、34aは上 記垂直選択トランジスタ34のドレイン領域と電源線9 とのコンタクト部である。97aは増幅トランジスタ3 3のゲート配線97と配線100とのコンタクト部、9 9aはリセットトランジスタ35のソース領域99と配 線100とのコンタクト部、99bはリセットトランジ スタ35のドレイン領域と電源線9とのコンタクト部、 100aは上記配線100と2個の読み出しトランジス タ32a、32bの共通ドレイン領域とのコンタクト部 40 である。

【0169】上記構成の2画素/1ユニットの単位セル の動作は、前記1画素/1ユニットの単位セルの動作と 比べて、5個のトランジスタを所定の順序で動作させて フォトダイオードから信号電荷を読み出す基本動作は同 じであるが、2個のフォトダイオード31a、31bか ら異なるタイミングで信号電荷を読み出す点が異なる。 つまり、一方のフォトダイオード31aから信号電荷を 読み出す時は第1の読取り線4aに "H" レベルの読取 り信号を与え、第2の読取り線4bに"L"レベルの読 ランジスタ32aのソース領域となるN型不純物領域9 50 取り信号を与えたままとし、他方のフォトダイオード3

1 bから信号電荷を読み出す時は第2の読取り線4 bに "H"レベルの読取り信号を与え、第1の読取り線4a に "L"レベルの読取り信号を与えたままとする。

【0170】<第5の実施の形態>ところで、前記した ような2画素/1ユニットの単位セルのアレイを有する CMOS固体撮像装置においては、前記したような電子 シャック機能を持たせない場合でも、2個のフォトダイ オード31a、31bから異なるタイミングで信号電荷 を読み出す際に前記したようにアドレス線駆動信号を断 続的に2回駆動することにより、出力信号を画像表示装 10 置の画面に表示した際の表示画面上の横縞の発生の問題 を防止することが可能になる。

【0171】図11は、第5の実施の形態のCMOS固 体撮像装置における1フィールド期間の一部分の信号読 み出し動作の一例を示すタイミング波形図である。

ES、 øREAD 1 あるいは øREAD 2 は、パルスセ レクタから選択画素行に供給されるパルス信号であり、 それぞれ信号読み出し動作の際に水平帰線期間内に活性 化されるが、øREAD1、øREAD2は異なる水平-20-外の周辺配線の印加電圧を、信号読み出し動作時の読み 帰線期間内に供給される。

【0173】ここで、

øREAD1が供給される第1の D2が供給される第2の読取り線4bとアドレス線6と の距離が短く、第1の読取り線4aとアドレス線6との 結合容量よりも第2の読取り線4bとアドレス線6との 結合容量が大きいので、2個のフォトダイオード31 a、31bからそれぞれ読み出される信号電荷に対する 影響が異なることに起因して、出力信号を画像表示装置 の画面に表示した際の表示画面上の横縞が発生するおそ 30

作の際の水平帰線期間内に同一行のアドレス線6を2回 選択制御するように、断続的に2回活性状態になるよう に生成され、2個のフォトダイオード31a、31bか らそれぞれ信号電荷を読み出す時にφADRESがそれ ぞれ "L" レベルになっているので、上記信号電荷読み 出し時の影響がほぼ等しくなり、前記したような表示画 面上の横縞の発生の問題を防止できる。

【0175】また、本発明は、上記各実施の形態のタイ 40 プの固体撮像装置に限らず、光電変換部を積層した積層 型の固体撮像装置にも適用可能である。

[0176]

【発明の効果】請求項1およびそれに従属する各請求項 の固体撮像装置によれば、電子シャッター動作を行わせ る場合に読み出し用垂直シフトレジスタと電子シャッタ 用垂直シフトレジスタの負荷の変動を防止でき、出力信 号の表示画面に発生する横筋の画像ノイズを抑制でき、 S/Nの高い鮮明な画像を得ることができる。

【0177】請求項3およびそれに従属する各請求項の 50 作の一例を示すタイミング波形図である。

固体撮像装置によれば、2個の電子シャッタ専用のシフ トレジスタにフィールド単位で交互に電子シャッタ動作 を振り分けることにより、フィールド単位で信号蓄積時 間を変化させる可変電子シャッタ動作(連続電子シャッ タ動作)を実現できる。この場合、信号蓄積時間の長短 に応じて画素行間に信号蓄積時間の差が生じることを防 止でき、出力信号の表示画面における横筋などの画像ノ イズの発生を防止することができる。

28

【0178】特に請求項4の固体撮像装置によれば、請 求項3の周体撮像装置と同様に連続電子シャッタ動作を 実現できるともに、2個の電子シャッタ専用の垂直シフ トレジスタに対応して2本のダミー画素行を設け、読み 出し用のシフトレジスタ、2個の電子シャッタ専用のシ フトレジスタにより選択制御される3本の画素行を常に 選択駆動することにより、画素行選択に伴う負荷の変動 をなくし、表示画面上の横筋の発生を防止できる。

【0179】請求項10およびそれに従属する各請求項 の固体撮像装置によれば、電子シャッタ動作を実現でき るほか、フォトダイオードに隣接する読み出しゲート以 出しパルス信号の活性化期間と電子シャッタ動作時の読 み出しパルス信号の活性化期間の両方で同じ電圧とし、 配線との容量結合によるフォトダイオードからの余分な 電荷の読み出しを抑制することにより、黒つぶれのない 再生像が得られる。

【0180】請求項12およびそれに従属する請求項の 固体撮像装置によれば、撮像領域の2画素/1ユニット の単位セルにおける2画素の光電変換素子からそれぞれ 蓄積電荷を読み出す際、この読み出しを制御する配線に 隣接し、前記光電変換素子の周辺に存在する他の配線の 電圧を、各画素の読み出し時に実質的に同一にするの で、2画素の光電変換素子からそれぞれ信号電荷を読み 出す時に他の配線の電圧が及ぼす影響がほぼ等しくな り、表示画面上の横縞の発生の問題を防止できる。

【図面の簡単な説明】

【図1】本発明の第1の実施の形態のCMOS固体撮像 装置の等価回路を示す図。

【図2】本発明の第2の実施の形態のCMOS固体撮像 装置の等価回路を示す図。

【図3】図2の固体撮像装置において2個の電子シャッ タ用垂直シフトレジスタがフィールド単位で交互に電子 シャッタ動作を制御する様子を示すタイミング図。

【図4】本発明の第3の実施の形態のCMOS間体撮像 装置の等価回路を示す図。

【図5】図4中のパルスセレクタの一例を示す回路図。

【図6】図4中のタイミング発生回路、第1の垂直シフ トレジスタ〜第3の垂直シフトレジスタおよびパルスセ レクタの動作例を示すタイミング波形図。

【図7】図6中の1フィールド期間内の電子シャッタ動

29

【図8】図7に示す電子シャッタ動作においてノイズの 飛び込みを抑制する動作を説明するために撮像領域の単位セルの一部について示す平面図、断面図および基板内 の電位ポテンシャルを示す図。

【図9】本発明の第4の実施の形態の増幅型CMOS固体撮像装置における2画素/1ユニットの単位セルの等価回路を示す図。

【図10】図9の2画素/1ユニットの単位セルの平面 パターンの一例およびその断面構造の一例を概略的に示 す図。

【図11】本発明の第5の実施の形態のCMOS固体撮像装置における1フィールド期間内の信号読み出し動作の一例を示すタイミング波形図。

【図12】従来例1のCMOS固体撮像装置の等価回路を示す図。

【図13】図12のCMOS固体撮像装置の動作例を示すタイミング波形図。

【図14】図13中のタイミング発生回路、垂直シフトレジスタおよびパルスセレクタの動作例を示すタイミング波形図。

【図15】従来例2のCMOS固体撮像装置の等価回路 を示す図。

【図16】図15中の2つの垂直シフトレジスタの行選 択タイミングの一例を示す図。

【図17】図15の固体撮像装置において信号蓄積時間


を変化させるために、電子シャッタ用垂直シフトレジス タが読み出し用垂直シフトレジスタよりも先に行選択を 行うタイミングを変化させて画素信号の蓄積を行う時間 の長短を変化させる場合の問題点を説明するために示す タイミング図。

3.0


【符号の説明】

- 2…読み出し用の垂直シフトレジスタ、
- 3…水平シフトレジスタ、
- 4…読取り線、
- 10 6…垂直選択線、
 - 7…リセット線、
 - 9…電源線、
 - 10a…タイミング発生回路、
 - 21、22…電子シャッタ用の垂直シフトレジスタ、
 - 23…切換制御回路、
 - 24…垂直駆動回路 (パルスセレクタ)、
 - PD…フォトダイオード、
 - Ta…垂直選択トランジスタ (行選択トランジスタ)、
 - Tb…増幅トランジスタ、
- 20 Tc…リセットトランジスタ、
 - Td…読み出しトランジスタ、
 - TH…水平選択トランジスタ、
 - VLIN---垂直信号線、
 - ILIN···水平信号線。


【図1】




【図2】




【図11】




【図3】







【図6】




【図7】




【図12】




【図15】







【図14】



【図16】







フロントページの続き

(72)発明者 遠藤 幸雄

神奈川県川崎市幸区堀川町580番1号 株 式会社東芝半導体システム技術センター内

(72)発明者 大澤 慎治

神奈川県川崎市幸区堀川町580番1号 株 式会社東芝半導体システム技術センター内

(72)発明者 田中 賴子

神奈川県川崎市幸区堀川町580番1号 株 式会社東芝半導体システム技術センター内

(72)発明者 荒川 毅

東京都港区新橋3丁目3番9号 東芝エー・ブイ・イー株式会社内

(72) 発明者 富澤 義行

東京都港区新橋3丁目3番9号 東芝エ

ー・ブイ・イー株式会社内

(72) 発明者 星野 誠

東京都港区新橋3丁目3番9号 東芝エ

ー・ブイ・イー株式会社内

Fターム(参考) 4M118 AA05 AB01 BA10 BA14 CA02

DD12 FA06 FA50 GA10

5C024 AA01 BA01 CA10 CA17 FA01

GA01 GA41 GA52 HA09 HA10

JA04